An antiharmonic, programmable, DLL-based frequency multiplier for dynamic frequency scaling

Sunghwa Ok, Kyunghoon Chung, Jabeom Koo, Chulwoo Kim

Research output: Contribution to journalArticle

19 Citations (Scopus)

Abstract

This paper describes a new delay-locked loop (DLL)-based frequency multiplier, which includes a lock controller and a phase detector to solve the false lock problem and overcome the limited locking range of conventional DLLs. By using the multiple clock phases of the DLL, the lock controller is able to indicate whether the delay time of the VCDL is within the correct locking range or not. A differentially controlled edge combiner is also proposed for the frequency multiplication. The antiharmonic DLL-based frequency multiplier, implemented in a 0.18-μm CMOS process, occupies an active area of 0.043 mm 2, and dissipates 36.7 mW at 1.7 GHz. The measured root mean square jitter and peak-to-peak jitter for the multiplied output clock at 1.7 GHz are 2.64 and 16.8 ps, respectively.

Original languageEnglish
Article number5282518
Pages (from-to)1130-1134
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume18
Issue number7
DOIs
Publication statusPublished - 2010 Jul 1

Keywords

  • Antiharmonic lock
  • delay-locked loop (DLL)
  • false lock
  • frequency multiplication
  • limited locking range

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Fingerprint Dive into the research topics of 'An antiharmonic, programmable, DLL-based frequency multiplier for dynamic frequency scaling'. Together they form a unique fingerprint.

  • Cite this