An area and power efficient interpolation scheme using variable current control for 10-bit data drivers in mobile active-matrix LCDs

Hyung Min Lee, Yong Joon Jeon, Sung Woo Lee, Byunghun Lee, Gyu Hyeong Cho

Research output: Contribution to journalArticle

Abstract

This paper presents an area and power efficient interpolation scheme using variable current control (VCC) for 10-bit data drivers in mobile active-matrix LCDs. The VCC interpolation can be embedded in buffer amplifiers as sub-digital-to-analog converters (DACs), reducing the DAC area without requiring additional power and conversion time. Moreover, interpolation errors due to transistor nonlinearity can be compensated through delicate current ratio control, optimizing both accuracy and area efficiency of the high-resolution data driver. The prototype 10-bit data driver with a 6-bit resistor DAC and a 4-bit interpolation sub-DAC occupies the chip area of 460 μm × 14 μm per channel, which is 10.7% smaller than the conventional 8-bit data driver. The data driver consumes static current of 1 μA channel without dissipating additional power for interpolation. The measured integral nonlinearity and differential nonlinearity are 0.4 LSB and 0.7 LSB, respectively. The proposed scheme has competitive performance in terms of driving accuracy, chip size shrinkage, and static power consumption for high-resolution data drivers.

Original languageEnglish
Article number8648213
Pages (from-to)253-262
Number of pages10
JournalIEEE Transactions on Consumer Electronics
Volume65
Issue number2
DOIs
Publication statusPublished - 2019 May 1

Fingerprint

Electric current control
Liquid crystal displays
Digital to analog conversion
Interpolation
Buffer amplifiers
Resistors
Transistors
Electric power utilization

Keywords

  • Buffer amplifier
  • data driver
  • digital-to-analog converter (DAC)
  • interpolation
  • LCD
  • piecewise linear
  • variable current control (VCC)

ASJC Scopus subject areas

  • Media Technology
  • Electrical and Electronic Engineering

Cite this

An area and power efficient interpolation scheme using variable current control for 10-bit data drivers in mobile active-matrix LCDs. / Lee, Hyung Min; Jeon, Yong Joon; Lee, Sung Woo; Lee, Byunghun; Cho, Gyu Hyeong.

In: IEEE Transactions on Consumer Electronics, Vol. 65, No. 2, 8648213, 01.05.2019, p. 253-262.

Research output: Contribution to journalArticle

@article{b2edbfcefac94d3fb8dc30e123597af0,
title = "An area and power efficient interpolation scheme using variable current control for 10-bit data drivers in mobile active-matrix LCDs",
abstract = "This paper presents an area and power efficient interpolation scheme using variable current control (VCC) for 10-bit data drivers in mobile active-matrix LCDs. The VCC interpolation can be embedded in buffer amplifiers as sub-digital-to-analog converters (DACs), reducing the DAC area without requiring additional power and conversion time. Moreover, interpolation errors due to transistor nonlinearity can be compensated through delicate current ratio control, optimizing both accuracy and area efficiency of the high-resolution data driver. The prototype 10-bit data driver with a 6-bit resistor DAC and a 4-bit interpolation sub-DAC occupies the chip area of 460 μm × 14 μm per channel, which is 10.7{\%} smaller than the conventional 8-bit data driver. The data driver consumes static current of 1 μA channel without dissipating additional power for interpolation. The measured integral nonlinearity and differential nonlinearity are 0.4 LSB and 0.7 LSB, respectively. The proposed scheme has competitive performance in terms of driving accuracy, chip size shrinkage, and static power consumption for high-resolution data drivers.",
keywords = "Buffer amplifier, data driver, digital-to-analog converter (DAC), interpolation, LCD, piecewise linear, variable current control (VCC)",
author = "Lee, {Hyung Min} and Jeon, {Yong Joon} and Lee, {Sung Woo} and Byunghun Lee and Cho, {Gyu Hyeong}",
year = "2019",
month = "5",
day = "1",
doi = "10.1109/TCE.2019.2900512",
language = "English",
volume = "65",
pages = "253--262",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - An area and power efficient interpolation scheme using variable current control for 10-bit data drivers in mobile active-matrix LCDs

AU - Lee, Hyung Min

AU - Jeon, Yong Joon

AU - Lee, Sung Woo

AU - Lee, Byunghun

AU - Cho, Gyu Hyeong

PY - 2019/5/1

Y1 - 2019/5/1

N2 - This paper presents an area and power efficient interpolation scheme using variable current control (VCC) for 10-bit data drivers in mobile active-matrix LCDs. The VCC interpolation can be embedded in buffer amplifiers as sub-digital-to-analog converters (DACs), reducing the DAC area without requiring additional power and conversion time. Moreover, interpolation errors due to transistor nonlinearity can be compensated through delicate current ratio control, optimizing both accuracy and area efficiency of the high-resolution data driver. The prototype 10-bit data driver with a 6-bit resistor DAC and a 4-bit interpolation sub-DAC occupies the chip area of 460 μm × 14 μm per channel, which is 10.7% smaller than the conventional 8-bit data driver. The data driver consumes static current of 1 μA channel without dissipating additional power for interpolation. The measured integral nonlinearity and differential nonlinearity are 0.4 LSB and 0.7 LSB, respectively. The proposed scheme has competitive performance in terms of driving accuracy, chip size shrinkage, and static power consumption for high-resolution data drivers.

AB - This paper presents an area and power efficient interpolation scheme using variable current control (VCC) for 10-bit data drivers in mobile active-matrix LCDs. The VCC interpolation can be embedded in buffer amplifiers as sub-digital-to-analog converters (DACs), reducing the DAC area without requiring additional power and conversion time. Moreover, interpolation errors due to transistor nonlinearity can be compensated through delicate current ratio control, optimizing both accuracy and area efficiency of the high-resolution data driver. The prototype 10-bit data driver with a 6-bit resistor DAC and a 4-bit interpolation sub-DAC occupies the chip area of 460 μm × 14 μm per channel, which is 10.7% smaller than the conventional 8-bit data driver. The data driver consumes static current of 1 μA channel without dissipating additional power for interpolation. The measured integral nonlinearity and differential nonlinearity are 0.4 LSB and 0.7 LSB, respectively. The proposed scheme has competitive performance in terms of driving accuracy, chip size shrinkage, and static power consumption for high-resolution data drivers.

KW - Buffer amplifier

KW - data driver

KW - digital-to-analog converter (DAC)

KW - interpolation

KW - LCD

KW - piecewise linear

KW - variable current control (VCC)

UR - http://www.scopus.com/inward/record.url?scp=85061972596&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85061972596&partnerID=8YFLogxK

U2 - 10.1109/TCE.2019.2900512

DO - 10.1109/TCE.2019.2900512

M3 - Article

AN - SCOPUS:85061972596

VL - 65

SP - 253

EP - 262

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 2

M1 - 8648213

ER -