An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling

Janghoon Song, Gilwon Yoon, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

A fast adaptive digital DC-DC converter for dynamic voltage scaling is presented. The control loop employs coarse and fine controls for each power transistor to enhance output response time and to reduce the conduction loss. The device was fabricated using a 0.18-μm CMOS process, occupying an area of 0.35mm2. The output voltage can vary from 0.76V to 1.75V, with a resolution of 28mV/step and a tracking time of 6.4 μs/V. Maximum efficiency of 94.8% is achieved with good load regulation.

Original languageEnglish
Title of host publicationProceedings of the Custom Integrated Circuits Conference
Pages253-256
Number of pages4
DOIs
Publication statusPublished - 2006 Dec 1
EventIEEE 2006 Custom Integrated Circuits Conference, CICC 2006 - San Jose, CA, United States
Duration: 2006 Sep 102006 Sep 13

Other

OtherIEEE 2006 Custom Integrated Circuits Conference, CICC 2006
CountryUnited States
CitySan Jose, CA
Period06/9/1006/9/13

Fingerprint

DC-DC converters
Electric potential
Voltage scaling
Power transistors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Song, J., Yoon, G., & Kim, C. (2006). An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling. In Proceedings of the Custom Integrated Circuits Conference (pp. 253-256). [4114952] https://doi.org/10.1109/CICC.2006.321006

An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling. / Song, Janghoon; Yoon, Gilwon; Kim, Chulwoo.

Proceedings of the Custom Integrated Circuits Conference. 2006. p. 253-256 4114952.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Song, J, Yoon, G & Kim, C 2006, An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling. in Proceedings of the Custom Integrated Circuits Conference., 4114952, pp. 253-256, IEEE 2006 Custom Integrated Circuits Conference, CICC 2006, San Jose, CA, United States, 06/9/10. https://doi.org/10.1109/CICC.2006.321006
Song J, Yoon G, Kim C. An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling. In Proceedings of the Custom Integrated Circuits Conference. 2006. p. 253-256. 4114952 https://doi.org/10.1109/CICC.2006.321006
Song, Janghoon ; Yoon, Gilwon ; Kim, Chulwoo. / An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling. Proceedings of the Custom Integrated Circuits Conference. 2006. pp. 253-256
@inproceedings{f3aa7bcb5edd491cb964187368c0f600,
title = "An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling",
abstract = "A fast adaptive digital DC-DC converter for dynamic voltage scaling is presented. The control loop employs coarse and fine controls for each power transistor to enhance output response time and to reduce the conduction loss. The device was fabricated using a 0.18-μm CMOS process, occupying an area of 0.35mm2. The output voltage can vary from 0.76V to 1.75V, with a resolution of 28mV/step and a tracking time of 6.4 μs/V. Maximum efficiency of 94.8{\%} is achieved with good load regulation.",
author = "Janghoon Song and Gilwon Yoon and Chulwoo Kim",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/CICC.2006.321006",
language = "English",
isbn = "1424400767",
pages = "253--256",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",

}

TY - GEN

T1 - An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling

AU - Song, Janghoon

AU - Yoon, Gilwon

AU - Kim, Chulwoo

PY - 2006/12/1

Y1 - 2006/12/1

N2 - A fast adaptive digital DC-DC converter for dynamic voltage scaling is presented. The control loop employs coarse and fine controls for each power transistor to enhance output response time and to reduce the conduction loss. The device was fabricated using a 0.18-μm CMOS process, occupying an area of 0.35mm2. The output voltage can vary from 0.76V to 1.75V, with a resolution of 28mV/step and a tracking time of 6.4 μs/V. Maximum efficiency of 94.8% is achieved with good load regulation.

AB - A fast adaptive digital DC-DC converter for dynamic voltage scaling is presented. The control loop employs coarse and fine controls for each power transistor to enhance output response time and to reduce the conduction loss. The device was fabricated using a 0.18-μm CMOS process, occupying an area of 0.35mm2. The output voltage can vary from 0.76V to 1.75V, with a resolution of 28mV/step and a tracking time of 6.4 μs/V. Maximum efficiency of 94.8% is achieved with good load regulation.

UR - http://www.scopus.com/inward/record.url?scp=39049155979&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39049155979&partnerID=8YFLogxK

U2 - 10.1109/CICC.2006.321006

DO - 10.1109/CICC.2006.321006

M3 - Conference contribution

AN - SCOPUS:39049155979

SN - 1424400767

SN - 9781424400768

SP - 253

EP - 256

BT - Proceedings of the Custom Integrated Circuits Conference

ER -