An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling

Janghoon Song, Gilwon Yoon, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

A fast adaptive digital DC-DC converter for dynamic voltage scaling is presented. The control loop employs coarse and fine controls for each power transistor to enhance output response time and to reduce the conduction loss. The device was fabricated using a 0.18-μm CMOS process, occupying an area of 0.35mm2. The output voltage can vary from 0.76V to 1.75V, with a resolution of 28mV/step and a tracking time of 6.4 μs/V. Maximum efficiency of 94.8% is achieved with good load regulation.

Original languageEnglish
Title of host publicationProceedings of the IEEE 2006 Custom Integrated Circuits Conference, CICC 2006
Pages253-256
Number of pages4
DOIs
Publication statusPublished - 2006
EventIEEE 2006 Custom Integrated Circuits Conference, CICC 2006 - San Jose, CA, United States
Duration: 2006 Sep 102006 Sep 13

Publication series

NameProceedings of the Custom Integrated Circuits Conference
ISSN (Print)0886-5930

Other

OtherIEEE 2006 Custom Integrated Circuits Conference, CICC 2006
CountryUnited States
CitySan Jose, CA
Period06/9/1006/9/13

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An efficient adaptive digital DC-DC converter with dual loop controls for fast dynamic voltage scaling'. Together they form a unique fingerprint.

Cite this