An efficient architecture of encoder and decoder for displayport physical layer

Yongtae Kim; Junyoung Song; Woonhyung Heo; Chulwoo Kim

doi:10.1109/ICCE.2009.5012215

An efficient architecture of encoder and decoder for displayport physical layer

Yongtae Kim, Junyoung Song, Woonhyung Heo, Chulwoo Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

This paper presents an efficient architecture of encoder and decoder for DisplayPort. The proposed architecture provides high-speed and low-complexity for the hardware specified by the DisplayPort standard. Moreover, the encoder and decoder require gate counts of only 0.94K and 0.89K, respectively.

Original language	English
Title of host publication	Digest of Technical Papers - IEEE International Conference on Consumer Electronics
DOIs	https://doi.org/10.1109/ICCE.2009.5012215
Publication status	Published - 2009 Sep 25
Event	2009 International Conference on Consumer Electronics, ICCE 2009 - Las Vegas, NV, United States Duration: 2009 Jan 10 → 2009 Jan 14

Other

Other	2009 International Conference on Consumer Electronics, ICCE 2009
Country	United States
City	Las Vegas, NV
Period	09/1/10 → 09/1/14

Fingerprint

Hardware

ASJC Scopus subject areas

Electrical and Electronic Engineering
Industrial and Manufacturing Engineering

Cite this

Kim, Y., Song, J., Heo, W., & Kim, C. (2009). An efficient architecture of encoder and decoder for displayport physical layer. In Digest of Technical Papers - IEEE International Conference on Consumer Electronics [5012215] https://doi.org/10.1109/ICCE.2009.5012215

An efficient architecture of encoder and decoder for displayport physical layer. / Kim, Yongtae; Song, Junyoung; Heo, Woonhyung; Kim, Chulwoo.

Digest of Technical Papers - IEEE International Conference on Consumer Electronics. 2009. 5012215.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kim, Y, Song, J, Heo, W & Kim, C 2009, An efficient architecture of encoder and decoder for displayport physical layer. in Digest of Technical Papers - IEEE International Conference on Consumer Electronics., 5012215, 2009 International Conference on Consumer Electronics, ICCE 2009, Las Vegas, NV, United States, 09/1/10. https://doi.org/10.1109/ICCE.2009.5012215

Kim Y, Song J, Heo W, Kim C. An efficient architecture of encoder and decoder for displayport physical layer. In Digest of Technical Papers - IEEE International Conference on Consumer Electronics. 2009. 5012215 https://doi.org/10.1109/ICCE.2009.5012215

Kim, Yongtae ; Song, Junyoung ; Heo, Woonhyung ; Kim, Chulwoo. / An efficient architecture of encoder and decoder for displayport physical layer. Digest of Technical Papers - IEEE International Conference on Consumer Electronics. 2009.

@inproceedings{af2b4d2405b84a73b0ea5ce435e4fb8c,

title = "An efficient architecture of encoder and decoder for displayport physical layer",

abstract = "This paper presents an efficient architecture of encoder and decoder for DisplayPort. The proposed architecture provides high-speed and low-complexity for the hardware specified by the DisplayPort standard. Moreover, the encoder and decoder require gate counts of only 0.94K and 0.89K, respectively.",

author = "Yongtae Kim and Junyoung Song and Woonhyung Heo and Chulwoo Kim",

year = "2009",

month = "9",

day = "25",

doi = "10.1109/ICCE.2009.5012215",

language = "English",

isbn = "9781424425594",

booktitle = "Digest of Technical Papers - IEEE International Conference on Consumer Electronics",

}

TY - GEN

T1 - An efficient architecture of encoder and decoder for displayport physical layer

AU - Kim, Yongtae

AU - Song, Junyoung

AU - Heo, Woonhyung

AU - Kim, Chulwoo

PY - 2009/9/25

Y1 - 2009/9/25

N2 - This paper presents an efficient architecture of encoder and decoder for DisplayPort. The proposed architecture provides high-speed and low-complexity for the hardware specified by the DisplayPort standard. Moreover, the encoder and decoder require gate counts of only 0.94K and 0.89K, respectively.

AB - This paper presents an efficient architecture of encoder and decoder for DisplayPort. The proposed architecture provides high-speed and low-complexity for the hardware specified by the DisplayPort standard. Moreover, the encoder and decoder require gate counts of only 0.94K and 0.89K, respectively.

UR - http://www.scopus.com/inward/record.url?scp=70349281891&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70349281891&partnerID=8YFLogxK

U2 - 10.1109/ICCE.2009.5012215

DO - 10.1109/ICCE.2009.5012215

M3 - Conference contribution

SN - 9781424425594

BT - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

ER -

Access to Document

10.1109/ICCE.2009.5012215