An efficient architecture of encoder and decoder for displayport physical layer

Yongtae Kim; Junyoung Song; Woonhyung Heo; Chulwoo Kim

doi:10.1109/ICCE.2009.5012215

An efficient architecture of encoder and decoder for displayport physical layer

Yongtae Kim, Junyoung Song, Woonhyung Heo, Chulwoo Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

This paper presents an efficient architecture of encoder and decoder for DisplayPort. The proposed architecture provides high-speed and low-complexity for the hardware specified by the DisplayPort standard. Moreover, the encoder and decoder require gate counts of only 0.94K and 0.89K, respectively.

Original language	English
Title of host publication	2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009
DOIs	https://doi.org/10.1109/ICCE.2009.5012215
Publication status	Published - 2009
Event	2009 International Conference on Consumer Electronics, ICCE 2009 - Las Vegas, NV, United States Duration: 2009 Jan 10 → 2009 Jan 14

Publication series

Name	Digest of Technical Papers - IEEE International Conference on Consumer Electronics
ISSN (Print)	0747-668X

Other

Other	2009 International Conference on Consumer Electronics, ICCE 2009
Country	United States
City	Las Vegas, NV
Period	09/1/10 → 09/1/14

ASJC Scopus subject areas

Industrial and Manufacturing Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/ICCE.2009.5012215

Fingerprint Dive into the research topics of 'An efficient architecture of encoder and decoder for displayport physical layer'. Together they form a unique fingerprint.

Cite this

An efficient architecture of encoder and decoder for displayport physical layer. / Kim, Yongtae; Song, Junyoung; Heo, Woonhyung; Kim, Chulwoo.

2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009. 2009. 5012215 (Digest of Technical Papers - IEEE International Conference on Consumer Electronics).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kim, Y, Song, J, Heo, W & Kim, C 2009, An efficient architecture of encoder and decoder for displayport physical layer. in 2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009., 5012215, Digest of Technical Papers - IEEE International Conference on Consumer Electronics, 2009 International Conference on Consumer Electronics, ICCE 2009, Las Vegas, NV, United States, 09/1/10. https://doi.org/10.1109/ICCE.2009.5012215

@inproceedings{af2b4d2405b84a73b0ea5ce435e4fb8c,

title = "An efficient architecture of encoder and decoder for displayport physical layer",

abstract = "This paper presents an efficient architecture of encoder and decoder for DisplayPort. The proposed architecture provides high-speed and low-complexity for the hardware specified by the DisplayPort standard. Moreover, the encoder and decoder require gate counts of only 0.94K and 0.89K, respectively.",

author = "Yongtae Kim and Junyoung Song and Woonhyung Heo and Chulwoo Kim",

year = "2009",

doi = "10.1109/ICCE.2009.5012215",

language = "English",

isbn = "9781424425594",

series = "Digest of Technical Papers - IEEE International Conference on Consumer Electronics",

booktitle = "2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009",

note = "2009 International Conference on Consumer Electronics, ICCE 2009 ; Conference date: 10-01-2009 Through 14-01-2009",

}

TY - GEN

T1 - An efficient architecture of encoder and decoder for displayport physical layer

AU - Kim, Yongtae

AU - Song, Junyoung

AU - Heo, Woonhyung

AU - Kim, Chulwoo

PY - 2009

Y1 - 2009

N2 - This paper presents an efficient architecture of encoder and decoder for DisplayPort. The proposed architecture provides high-speed and low-complexity for the hardware specified by the DisplayPort standard. Moreover, the encoder and decoder require gate counts of only 0.94K and 0.89K, respectively.

AB - This paper presents an efficient architecture of encoder and decoder for DisplayPort. The proposed architecture provides high-speed and low-complexity for the hardware specified by the DisplayPort standard. Moreover, the encoder and decoder require gate counts of only 0.94K and 0.89K, respectively.

UR - http://www.scopus.com/inward/record.url?scp=70349281891&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70349281891&partnerID=8YFLogxK

U2 - 10.1109/ICCE.2009.5012215

DO - 10.1109/ICCE.2009.5012215

M3 - Conference contribution

AN - SCOPUS:70349281891

SN - 9781424425594

T3 - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

BT - 2009 Digest of Technical Papers International Conference on Consumer Electronics, ICCE 2009

T2 - 2009 International Conference on Consumer Electronics, ICCE 2009

Y2 - 10 January 2009 through 14 January 2009

ER -

An efficient architecture of encoder and decoder for displayport physical layer

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Cite this