An FPGA-based Pentium in a complete desktop system

S. L L Lu, Peter Yiannacouras, Rolf Kassa, Michael Konow, Taeweon Suh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

23 Citations (Scopus)

Abstract

Software simulation has been the predominant method for architects to evaluate microprocessor research proposals. There are three tenets in modeling new designs with software models: simulation speed, model accuracy and model completeness. The increasing complexity of the processor and accelerated trend to have multiple processors on a chip are putting burden on simulators to achieve all tenets mentioned, including accurately capturing OS effects. In this work we perform preliminary experimentation/prototyping with an emulation system which overcomes the tension to satisfy all three requirements. The system is an original Socket-7 based desktop processor system with typical hardware peripherals running modern operating systems such as Fedora Core 4 and Windows XP; however we have inserted a Xilinx Virtex-4 in place of the processor that should sit in the motherboard and have used the Virtex-4 to host a complete version of the Pentium microprocessor (which consumes less than half its resources). We can therefore apply architectural changes to the processor and evaluate their effects on the complete desktop system. We use this FPGA-based emulation system to conduct preliminary architectural experiments including growing the branch target buffer and the level 1 caches. In addition, we experimented with interfacing hardware accelerators such as DES and AES engines which resulted in 27x speedups.

Original languageEnglish
Title of host publicationACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA
Pages53-59
Number of pages7
DOIs
Publication statusPublished - 2007 Oct 2
Externally publishedYes
EventFPGA 2007: Fifteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays - Monterey, CA, United States
Duration: 2007 Feb 182007 Feb 20

Other

OtherFPGA 2007: Fifteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
CountryUnited States
CityMonterey, CA
Period07/2/1807/2/20

Fingerprint

Field programmable gate arrays (FPGA)
Microprocessor chips
Hardware
Particle accelerators
Simulators
Engines
Experiments

Keywords

  • Accelerator
  • Emulator
  • FPGA
  • Pentium
  • Processor

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Lu, S. L. L., Yiannacouras, P., Kassa, R., Konow, M., & Suh, T. (2007). An FPGA-based Pentium in a complete desktop system. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA (pp. 53-59). [1216927] https://doi.org/10.1145/1216919.1216927

An FPGA-based Pentium in a complete desktop system. / Lu, S. L L; Yiannacouras, Peter; Kassa, Rolf; Konow, Michael; Suh, Taeweon.

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA. 2007. p. 53-59 1216927.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lu, SLL, Yiannacouras, P, Kassa, R, Konow, M & Suh, T 2007, An FPGA-based Pentium in a complete desktop system. in ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA., 1216927, pp. 53-59, FPGA 2007: Fifteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, United States, 07/2/18. https://doi.org/10.1145/1216919.1216927
Lu SLL, Yiannacouras P, Kassa R, Konow M, Suh T. An FPGA-based Pentium in a complete desktop system. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA. 2007. p. 53-59. 1216927 https://doi.org/10.1145/1216919.1216927
Lu, S. L L ; Yiannacouras, Peter ; Kassa, Rolf ; Konow, Michael ; Suh, Taeweon. / An FPGA-based Pentium in a complete desktop system. ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA. 2007. pp. 53-59
@inproceedings{4ac827d38084467d80a79e57f0e0b91e,
title = "An FPGA-based Pentium in a complete desktop system",
abstract = "Software simulation has been the predominant method for architects to evaluate microprocessor research proposals. There are three tenets in modeling new designs with software models: simulation speed, model accuracy and model completeness. The increasing complexity of the processor and accelerated trend to have multiple processors on a chip are putting burden on simulators to achieve all tenets mentioned, including accurately capturing OS effects. In this work we perform preliminary experimentation/prototyping with an emulation system which overcomes the tension to satisfy all three requirements. The system is an original Socket-7 based desktop processor system with typical hardware peripherals running modern operating systems such as Fedora Core 4 and Windows XP; however we have inserted a Xilinx Virtex-4 in place of the processor that should sit in the motherboard and have used the Virtex-4 to host a complete version of the Pentium microprocessor (which consumes less than half its resources). We can therefore apply architectural changes to the processor and evaluate their effects on the complete desktop system. We use this FPGA-based emulation system to conduct preliminary architectural experiments including growing the branch target buffer and the level 1 caches. In addition, we experimented with interfacing hardware accelerators such as DES and AES engines which resulted in 27x speedups.",
keywords = "Accelerator, Emulator, FPGA, Pentium, Processor",
author = "Lu, {S. L L} and Peter Yiannacouras and Rolf Kassa and Michael Konow and Taeweon Suh",
year = "2007",
month = "10",
day = "2",
doi = "10.1145/1216919.1216927",
language = "English",
isbn = "1595936009",
pages = "53--59",
booktitle = "ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",

}

TY - GEN

T1 - An FPGA-based Pentium in a complete desktop system

AU - Lu, S. L L

AU - Yiannacouras, Peter

AU - Kassa, Rolf

AU - Konow, Michael

AU - Suh, Taeweon

PY - 2007/10/2

Y1 - 2007/10/2

N2 - Software simulation has been the predominant method for architects to evaluate microprocessor research proposals. There are three tenets in modeling new designs with software models: simulation speed, model accuracy and model completeness. The increasing complexity of the processor and accelerated trend to have multiple processors on a chip are putting burden on simulators to achieve all tenets mentioned, including accurately capturing OS effects. In this work we perform preliminary experimentation/prototyping with an emulation system which overcomes the tension to satisfy all three requirements. The system is an original Socket-7 based desktop processor system with typical hardware peripherals running modern operating systems such as Fedora Core 4 and Windows XP; however we have inserted a Xilinx Virtex-4 in place of the processor that should sit in the motherboard and have used the Virtex-4 to host a complete version of the Pentium microprocessor (which consumes less than half its resources). We can therefore apply architectural changes to the processor and evaluate their effects on the complete desktop system. We use this FPGA-based emulation system to conduct preliminary architectural experiments including growing the branch target buffer and the level 1 caches. In addition, we experimented with interfacing hardware accelerators such as DES and AES engines which resulted in 27x speedups.

AB - Software simulation has been the predominant method for architects to evaluate microprocessor research proposals. There are three tenets in modeling new designs with software models: simulation speed, model accuracy and model completeness. The increasing complexity of the processor and accelerated trend to have multiple processors on a chip are putting burden on simulators to achieve all tenets mentioned, including accurately capturing OS effects. In this work we perform preliminary experimentation/prototyping with an emulation system which overcomes the tension to satisfy all three requirements. The system is an original Socket-7 based desktop processor system with typical hardware peripherals running modern operating systems such as Fedora Core 4 and Windows XP; however we have inserted a Xilinx Virtex-4 in place of the processor that should sit in the motherboard and have used the Virtex-4 to host a complete version of the Pentium microprocessor (which consumes less than half its resources). We can therefore apply architectural changes to the processor and evaluate their effects on the complete desktop system. We use this FPGA-based emulation system to conduct preliminary architectural experiments including growing the branch target buffer and the level 1 caches. In addition, we experimented with interfacing hardware accelerators such as DES and AES engines which resulted in 27x speedups.

KW - Accelerator

KW - Emulator

KW - FPGA

KW - Pentium

KW - Processor

UR - http://www.scopus.com/inward/record.url?scp=34748872043&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34748872043&partnerID=8YFLogxK

U2 - 10.1145/1216919.1216927

DO - 10.1145/1216919.1216927

M3 - Conference contribution

AN - SCOPUS:34748872043

SN - 1595936009

SN - 9781595936004

SP - 53

EP - 59

BT - ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

ER -