TY - GEN
T1 - An innovative instruction cache for embedded processors
AU - Kim, Cheol Hong
AU - Jung, Sung Woo
AU - Jhon, Chu Shik
PY - 2005/12/1
Y1 - 2005/12/1
N2 - In this paper we present a methodology to enable the design of power efficient instruction cache for embedded processors. The proposed technique, which splits the instruction cache into several small sub-caches, utilizes the locality of applications to reduce dynamic energy consumption in the instruction cache. The proposed cache reduces dynamic energy consumption by accessing only one sub-cache when a request comes into the cache. It also reduces dynamic energy consumption by eliminating the energy consumed in tag matching. In addition, we propose the technique to reduce leakage energy consumption in the proposed cache. We evaluate the design using a simulation infrastructure based on SimpleScalar and CACTI. Simulation results show that the proposed cache reduces dynamic energy by 42% - 59% and reduces leakage energy by 70% - 80%.
AB - In this paper we present a methodology to enable the design of power efficient instruction cache for embedded processors. The proposed technique, which splits the instruction cache into several small sub-caches, utilizes the locality of applications to reduce dynamic energy consumption in the instruction cache. The proposed cache reduces dynamic energy consumption by accessing only one sub-cache when a request comes into the cache. It also reduces dynamic energy consumption by eliminating the energy consumed in tag matching. In addition, we propose the technique to reduce leakage energy consumption in the proposed cache. We evaluate the design using a simulation infrastructure based on SimpleScalar and CACTI. Simulation results show that the proposed cache reduces dynamic energy by 42% - 59% and reduces leakage energy by 70% - 80%.
UR - http://www.scopus.com/inward/record.url?scp=33646535809&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=33646535809&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:33646535809
SN - 3540296433
SN - 9783540296430
VL - 3740 LNCS
T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
SP - 41
EP - 51
BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
T2 - 10th Asia-Pacific Conference on Advances in Computer Systems Architecture, ACSAC 2005
Y2 - 24 October 2005 through 26 October 2005
ER -