An on-chip network fabric supporting coarse-grained processor array

Phi Hung Pham, Phuong Mau, Jungmoon Kim, Chulwoo Kim

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

Coarse grained arrays (CGAs) with run-time reconfigurability play an important role in accelerating reconfigurable computing applications. It is challenging to design on-chip communication networks (OCNs) for such CGAs with dynamic run-time reconfigurability whilst satisfying the tight budgets of power and area for an embedded system. This paper presents a silicon-proven design of a 64-PE circuit-switched OCN fabric with a dynamic path-setup scheme capable of supporting an embedded coarse-grained processor array. A proof-of-concept test chip fabricated in a 0.13 μm CMOS process occupies a silicon area of 23 mm2 and consumes a peak power of 200 mW @ 128 MHz and 1.2 Vcc, at room temperature. The OCN overhead consumes 9.4% of the area and 18% of the power of the total chip. Experimental results and analysis show that the proposed OCN fabric with its dynamic path-setup is suitable for use in an embedded CGA supporting fast run-time reconfigurability.

Original languageEnglish
Article number6142140
Pages (from-to)178-182
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume21
Issue number1
DOIs
Publication statusPublished - 2013 Jan 1

Fingerprint

Parallel processing systems
Telecommunication networks
Silicon
Embedded systems
Network-on-chip
Networks (circuits)
Temperature

Keywords

  • Coarse grained array (CGA)
  • network-on-chip (NoC)
  • on-chip communication network
  • reconfigurable computing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

An on-chip network fabric supporting coarse-grained processor array. / Pham, Phi Hung; Mau, Phuong; Kim, Jungmoon; Kim, Chulwoo.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, No. 1, 6142140, 01.01.2013, p. 178-182.

Research output: Contribution to journalArticle

@article{58a89a1a7897451783cdc93f93d3700e,
title = "An on-chip network fabric supporting coarse-grained processor array",
abstract = "Coarse grained arrays (CGAs) with run-time reconfigurability play an important role in accelerating reconfigurable computing applications. It is challenging to design on-chip communication networks (OCNs) for such CGAs with dynamic run-time reconfigurability whilst satisfying the tight budgets of power and area for an embedded system. This paper presents a silicon-proven design of a 64-PE circuit-switched OCN fabric with a dynamic path-setup scheme capable of supporting an embedded coarse-grained processor array. A proof-of-concept test chip fabricated in a 0.13 μm CMOS process occupies a silicon area of 23 mm2 and consumes a peak power of 200 mW @ 128 MHz and 1.2 Vcc, at room temperature. The OCN overhead consumes 9.4{\%} of the area and 18{\%} of the power of the total chip. Experimental results and analysis show that the proposed OCN fabric with its dynamic path-setup is suitable for use in an embedded CGA supporting fast run-time reconfigurability.",
keywords = "Coarse grained array (CGA), network-on-chip (NoC), on-chip communication network, reconfigurable computing",
author = "Pham, {Phi Hung} and Phuong Mau and Jungmoon Kim and Chulwoo Kim",
year = "2013",
month = "1",
day = "1",
doi = "10.1109/TVLSI.2011.2181546",
language = "English",
volume = "21",
pages = "178--182",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - An on-chip network fabric supporting coarse-grained processor array

AU - Pham, Phi Hung

AU - Mau, Phuong

AU - Kim, Jungmoon

AU - Kim, Chulwoo

PY - 2013/1/1

Y1 - 2013/1/1

N2 - Coarse grained arrays (CGAs) with run-time reconfigurability play an important role in accelerating reconfigurable computing applications. It is challenging to design on-chip communication networks (OCNs) for such CGAs with dynamic run-time reconfigurability whilst satisfying the tight budgets of power and area for an embedded system. This paper presents a silicon-proven design of a 64-PE circuit-switched OCN fabric with a dynamic path-setup scheme capable of supporting an embedded coarse-grained processor array. A proof-of-concept test chip fabricated in a 0.13 μm CMOS process occupies a silicon area of 23 mm2 and consumes a peak power of 200 mW @ 128 MHz and 1.2 Vcc, at room temperature. The OCN overhead consumes 9.4% of the area and 18% of the power of the total chip. Experimental results and analysis show that the proposed OCN fabric with its dynamic path-setup is suitable for use in an embedded CGA supporting fast run-time reconfigurability.

AB - Coarse grained arrays (CGAs) with run-time reconfigurability play an important role in accelerating reconfigurable computing applications. It is challenging to design on-chip communication networks (OCNs) for such CGAs with dynamic run-time reconfigurability whilst satisfying the tight budgets of power and area for an embedded system. This paper presents a silicon-proven design of a 64-PE circuit-switched OCN fabric with a dynamic path-setup scheme capable of supporting an embedded coarse-grained processor array. A proof-of-concept test chip fabricated in a 0.13 μm CMOS process occupies a silicon area of 23 mm2 and consumes a peak power of 200 mW @ 128 MHz and 1.2 Vcc, at room temperature. The OCN overhead consumes 9.4% of the area and 18% of the power of the total chip. Experimental results and analysis show that the proposed OCN fabric with its dynamic path-setup is suitable for use in an embedded CGA supporting fast run-time reconfigurability.

KW - Coarse grained array (CGA)

KW - network-on-chip (NoC)

KW - on-chip communication network

KW - reconfigurable computing

UR - http://www.scopus.com/inward/record.url?scp=84871788554&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84871788554&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2011.2181546

DO - 10.1109/TVLSI.2011.2181546

M3 - Article

AN - SCOPUS:84871788554

VL - 21

SP - 178

EP - 182

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 1

M1 - 6142140

ER -