Application of nanosphere lithography to charge trap flash memories with patterned Si 3N 4 trap layers

Ho Myoung An, Hee Dong Kim, Hee Wook You, Kyeong Heon Kim, Yun Mo Sung, Won Ju Cho, Tae Geun Kim

Research output: Contribution to journalArticle

Abstract

In this paper, nanosphere lithography (NSL) is applied to the surface of the Si 3N 4 trap layer in the charge trap flash device to improve its memory characteristics. A 500-nm-diameter polystyrene bead array was used as a mask to make patterns on the surface of the Si 3N 4 trap layer during etching processes using CF 4 gases. The pattern depth measured by atomic force microscope was about 4 nm. The metal-aluminum oxide-nitride-oxide-silicon capacitor that has a patterned surface shows a larger capacitance-voltage memory window of 5 V, higher tunneling current at bias voltages higher than 10 V, and faster program speeds of 50 ms, as compared to those measured from the capacitor with the flat surface. These results are thought to be due to abundant memory traps available at the interface between the nitride and top oxide formed by NSL.

Original languageEnglish
Pages (from-to)347-350
Number of pages4
JournalMicroelectronic Engineering
Volume98
DOIs
Publication statusPublished - 2012 Oct 1

Fingerprint

Flash memory
Nanospheres
Lithography
flash
lithography
traps
Data storage equipment
Nitrides
nitrides
capacitors
Capacitors
Oxides
Aluminum Oxide
Polystyrenes
Silicon oxides
Bias voltage
silicon oxides
beads
Interfaces (computer)
metal oxides

Keywords

  • Charge trap flash
  • Memory-trap density
  • Nanosphere lithography
  • SONOS

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials
  • Surfaces, Coatings and Films
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics

Cite this

Application of nanosphere lithography to charge trap flash memories with patterned Si 3N 4 trap layers. / An, Ho Myoung; Kim, Hee Dong; You, Hee Wook; Kim, Kyeong Heon; Sung, Yun Mo; Cho, Won Ju; Kim, Tae Geun.

In: Microelectronic Engineering, Vol. 98, 01.10.2012, p. 347-350.

Research output: Contribution to journalArticle

An, Ho Myoung ; Kim, Hee Dong ; You, Hee Wook ; Kim, Kyeong Heon ; Sung, Yun Mo ; Cho, Won Ju ; Kim, Tae Geun. / Application of nanosphere lithography to charge trap flash memories with patterned Si 3N 4 trap layers. In: Microelectronic Engineering. 2012 ; Vol. 98. pp. 347-350.
@article{1f749ce750794b43aa40072867601d17,
title = "Application of nanosphere lithography to charge trap flash memories with patterned Si 3N 4 trap layers",
abstract = "In this paper, nanosphere lithography (NSL) is applied to the surface of the Si 3N 4 trap layer in the charge trap flash device to improve its memory characteristics. A 500-nm-diameter polystyrene bead array was used as a mask to make patterns on the surface of the Si 3N 4 trap layer during etching processes using CF 4 gases. The pattern depth measured by atomic force microscope was about 4 nm. The metal-aluminum oxide-nitride-oxide-silicon capacitor that has a patterned surface shows a larger capacitance-voltage memory window of 5 V, higher tunneling current at bias voltages higher than 10 V, and faster program speeds of 50 ms, as compared to those measured from the capacitor with the flat surface. These results are thought to be due to abundant memory traps available at the interface between the nitride and top oxide formed by NSL.",
keywords = "Charge trap flash, Memory-trap density, Nanosphere lithography, SONOS",
author = "An, {Ho Myoung} and Kim, {Hee Dong} and You, {Hee Wook} and Kim, {Kyeong Heon} and Sung, {Yun Mo} and Cho, {Won Ju} and Kim, {Tae Geun}",
year = "2012",
month = "10",
day = "1",
doi = "10.1016/j.mee.2012.07.061",
language = "English",
volume = "98",
pages = "347--350",
journal = "Microelectronic Engineering",
issn = "0167-9317",
publisher = "Elsevier",

}

TY - JOUR

T1 - Application of nanosphere lithography to charge trap flash memories with patterned Si 3N 4 trap layers

AU - An, Ho Myoung

AU - Kim, Hee Dong

AU - You, Hee Wook

AU - Kim, Kyeong Heon

AU - Sung, Yun Mo

AU - Cho, Won Ju

AU - Kim, Tae Geun

PY - 2012/10/1

Y1 - 2012/10/1

N2 - In this paper, nanosphere lithography (NSL) is applied to the surface of the Si 3N 4 trap layer in the charge trap flash device to improve its memory characteristics. A 500-nm-diameter polystyrene bead array was used as a mask to make patterns on the surface of the Si 3N 4 trap layer during etching processes using CF 4 gases. The pattern depth measured by atomic force microscope was about 4 nm. The metal-aluminum oxide-nitride-oxide-silicon capacitor that has a patterned surface shows a larger capacitance-voltage memory window of 5 V, higher tunneling current at bias voltages higher than 10 V, and faster program speeds of 50 ms, as compared to those measured from the capacitor with the flat surface. These results are thought to be due to abundant memory traps available at the interface between the nitride and top oxide formed by NSL.

AB - In this paper, nanosphere lithography (NSL) is applied to the surface of the Si 3N 4 trap layer in the charge trap flash device to improve its memory characteristics. A 500-nm-diameter polystyrene bead array was used as a mask to make patterns on the surface of the Si 3N 4 trap layer during etching processes using CF 4 gases. The pattern depth measured by atomic force microscope was about 4 nm. The metal-aluminum oxide-nitride-oxide-silicon capacitor that has a patterned surface shows a larger capacitance-voltage memory window of 5 V, higher tunneling current at bias voltages higher than 10 V, and faster program speeds of 50 ms, as compared to those measured from the capacitor with the flat surface. These results are thought to be due to abundant memory traps available at the interface between the nitride and top oxide formed by NSL.

KW - Charge trap flash

KW - Memory-trap density

KW - Nanosphere lithography

KW - SONOS

UR - http://www.scopus.com/inward/record.url?scp=84865577418&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84865577418&partnerID=8YFLogxK

U2 - 10.1016/j.mee.2012.07.061

DO - 10.1016/j.mee.2012.07.061

M3 - Article

VL - 98

SP - 347

EP - 350

JO - Microelectronic Engineering

JF - Microelectronic Engineering

SN - 0167-9317

ER -