Block processing technique for low power turbo decoder design

Inkyu Lee, Marisa Lopez Vallejo, Syed Aon Mujtaba

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)


In this paper we apply a block processing technique to the MAP algorithm used in Turbo decoding. This new technique leads to a power-efficient way to access memory and to a reduced memory size. We introduce the "Very Long Data Word" (VLDW) memory architecture which leads to a reduction in power consumption for memory access operations. The proposed architecture provides a low power implementation of the turbo decoder.

Original languageEnglish
Title of host publicationIEEE Vehicular Technology Conference
Number of pages5
Publication statusPublished - 2002
Externally publishedYes
EventVehicular Technology Conference - Birmingham, AL, United States
Duration: 2002 May 62002 May 9


OtherVehicular Technology Conference
CountryUnited States
CityBirmingham, AL

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Block processing technique for low power turbo decoder design'. Together they form a unique fingerprint.

  • Cite this

    Lee, I., Vallejo, M. L., & Mujtaba, S. A. (2002). Block processing technique for low power turbo decoder design. In IEEE Vehicular Technology Conference (Vol. 2, pp. 1025-1029)