Body bias generator for leakage power reduction of low-voltage digital logic circuits

Ji Yong Jeong, Gil Su Kim, Jong Pil Son, Woo Jin Rim, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90% (T=75°C).

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Pages350-359
Number of pages10
Volume4148 LNCS
Publication statusPublished - 2006 Oct 23
Event16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006 - Montpellier, France
Duration: 2006 Sep 132006 Sep 15

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume4148 LNCS
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

Other16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006
CountryFrance
CityMontpellier
Period06/9/1306/9/15

Fingerprint

Low Voltage
Logic circuits
Digital circuits
Leakage
Adders
Generator
Logic
Networks (circuits)
Look-ahead
Electric potential
Voltage
Bias voltage
Demonstrate
Charge

ASJC Scopus subject areas

  • Computer Science(all)
  • Biochemistry, Genetics and Molecular Biology(all)
  • Theoretical Computer Science

Cite this

Jeong, J. Y., Kim, G. S., Son, J. P., Rim, W. J., & Kim, S-W. (2006). Body bias generator for leakage power reduction of low-voltage digital logic circuits. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 4148 LNCS, pp. 350-359). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4148 LNCS).

Body bias generator for leakage power reduction of low-voltage digital logic circuits. / Jeong, Ji Yong; Kim, Gil Su; Son, Jong Pil; Rim, Woo Jin; Kim, Soo-Won.

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 4148 LNCS 2006. p. 350-359 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4148 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jeong, JY, Kim, GS, Son, JP, Rim, WJ & Kim, S-W 2006, Body bias generator for leakage power reduction of low-voltage digital logic circuits. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 4148 LNCS, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 4148 LNCS, pp. 350-359, 16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006, Montpellier, France, 06/9/13.
Jeong JY, Kim GS, Son JP, Rim WJ, Kim S-W. Body bias generator for leakage power reduction of low-voltage digital logic circuits. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 4148 LNCS. 2006. p. 350-359. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
Jeong, Ji Yong ; Kim, Gil Su ; Son, Jong Pil ; Rim, Woo Jin ; Kim, Soo-Won. / Body bias generator for leakage power reduction of low-voltage digital logic circuits. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 4148 LNCS 2006. pp. 350-359 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{04bc9ddf11234c66b98607e4bc499a29,
title = "Body bias generator for leakage power reduction of low-voltage digital logic circuits",
abstract = "This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90{\%} (T=75°C).",
author = "Jeong, {Ji Yong} and Kim, {Gil Su} and Son, {Jong Pil} and Rim, {Woo Jin} and Soo-Won Kim",
year = "2006",
month = "10",
day = "23",
language = "English",
isbn = "3540390944",
volume = "4148 LNCS",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
pages = "350--359",
booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

TY - GEN

T1 - Body bias generator for leakage power reduction of low-voltage digital logic circuits

AU - Jeong, Ji Yong

AU - Kim, Gil Su

AU - Son, Jong Pil

AU - Rim, Woo Jin

AU - Kim, Soo-Won

PY - 2006/10/23

Y1 - 2006/10/23

N2 - This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90% (T=75°C).

AB - This paper proposes body-bias generator for leakage power reduction of digital logic circuits which operates at low supply voltage of 0.5V. The proposed circuit adopts double charge pumping scheme to enhance the pumping gain, The proposed circuit is fabricated using 0.13 μm CMOS process and measurement result demonstrates stable operation with body-bias voltage of -0.95V. We apply the proposed circuit to 64-bit carry look-ahead adder to demonstrate its performance. We report that the leakage power of 64-bit carry look-ahead adder can dramatically be reduced by adopting proposed substratebias generator. The estimated leakage power reduction is 90% (T=75°C).

UR - http://www.scopus.com/inward/record.url?scp=33750041648&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33750041648&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33750041648

SN - 3540390944

SN - 9783540390947

VL - 4148 LNCS

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 350

EP - 359

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

ER -