Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs

Taeweon Suh, Daehyun Kim, Hsien Hsin S Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

We propose two novel integration techniques - bypass and bookkeeping - in the memory controller to address the cache coherence compatibility issue of a non-shared bus heterogeneous MPSoC. The bypass approach is an inexpensive and efficient solution for computation-bound applications while the bookkeeping approach eliminating unnecessary forwarding traffic offers an alternative for bandwidth-limited applications. Our RTOS kernel simulations show up to 6.65x speedup over the conventional software solution.

Original languageEnglish
Title of host publicationProceedings - Design Automation Conference
Pages553-558
Number of pages6
Publication statusPublished - 2005
Externally publishedYes
Event42nd Design Automation Conference, DAC 2005 - Anaheim, CA, United States
Duration: 2005 Jun 132005 Jun 17

Other

Other42nd Design Automation Conference, DAC 2005
CountryUnited States
CityAnaheim, CA
Period05/6/1305/6/17

Fingerprint

Telecommunication traffic
Bandwidth
Data storage equipment
Controllers

Keywords

  • Cache coherence
  • Heterogeneous MPSoC
  • Inter-processor communication
  • Real-time and embedded systems

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

Suh, T., Kim, D., & Lee, H. H. S. (2005). Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs. In Proceedings - Design Automation Conference (pp. 553-558). [34.1]

Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs. / Suh, Taeweon; Kim, Daehyun; Lee, Hsien Hsin S.

Proceedings - Design Automation Conference. 2005. p. 553-558 34.1.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Suh, T, Kim, D & Lee, HHS 2005, Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs. in Proceedings - Design Automation Conference., 34.1, pp. 553-558, 42nd Design Automation Conference, DAC 2005, Anaheim, CA, United States, 05/6/13.
Suh T, Kim D, Lee HHS. Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs. In Proceedings - Design Automation Conference. 2005. p. 553-558. 34.1
Suh, Taeweon ; Kim, Daehyun ; Lee, Hsien Hsin S. / Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs. Proceedings - Design Automation Conference. 2005. pp. 553-558
@inproceedings{27135ffbd1044e5c9df56dcc2bf70623,
title = "Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs",
abstract = "We propose two novel integration techniques - bypass and bookkeeping - in the memory controller to address the cache coherence compatibility issue of a non-shared bus heterogeneous MPSoC. The bypass approach is an inexpensive and efficient solution for computation-bound applications while the bookkeeping approach eliminating unnecessary forwarding traffic offers an alternative for bandwidth-limited applications. Our RTOS kernel simulations show up to 6.65x speedup over the conventional software solution.",
keywords = "Cache coherence, Heterogeneous MPSoC, Inter-processor communication, Real-time and embedded systems",
author = "Taeweon Suh and Daehyun Kim and Lee, {Hsien Hsin S}",
year = "2005",
language = "English",
pages = "553--558",
booktitle = "Proceedings - Design Automation Conference",

}

TY - GEN

T1 - Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs

AU - Suh, Taeweon

AU - Kim, Daehyun

AU - Lee, Hsien Hsin S

PY - 2005

Y1 - 2005

N2 - We propose two novel integration techniques - bypass and bookkeeping - in the memory controller to address the cache coherence compatibility issue of a non-shared bus heterogeneous MPSoC. The bypass approach is an inexpensive and efficient solution for computation-bound applications while the bookkeeping approach eliminating unnecessary forwarding traffic offers an alternative for bandwidth-limited applications. Our RTOS kernel simulations show up to 6.65x speedup over the conventional software solution.

AB - We propose two novel integration techniques - bypass and bookkeeping - in the memory controller to address the cache coherence compatibility issue of a non-shared bus heterogeneous MPSoC. The bypass approach is an inexpensive and efficient solution for computation-bound applications while the bookkeeping approach eliminating unnecessary forwarding traffic offers an alternative for bandwidth-limited applications. Our RTOS kernel simulations show up to 6.65x speedup over the conventional software solution.

KW - Cache coherence

KW - Heterogeneous MPSoC

KW - Inter-processor communication

KW - Real-time and embedded systems

UR - http://www.scopus.com/inward/record.url?scp=27944507711&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=27944507711&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:27944507711

SP - 553

EP - 558

BT - Proceedings - Design Automation Conference

ER -