Characteristics of nanowire CMOS inverter with gate overlap

Jeuk Yoo, Yoonjoong Kim, Doohyeok Lim, Sangsig Kim

Research output: Contribution to journalArticle

Abstract

In this study, we investigate the influence of an overlap between the gate and source/drain regions of silicon nanowire (SiNW) CMOS (complementary metal-oxide-semiconductor) inverter on bendable plastic substrates and describe their electrical characteristics. The combination of n-channel silicon nanowire field-effect transistor (n-SiNWFET) and p-channel silicon nanowire field-effect transistor (p-SiNWFET) operates as an inverter logic gate. The gains with a drain voltage (Vdd) of 1 V are 3.07 and 1.21 for overlapped device and non-overlapped device, respectively. The superior electrical characteristics of each of the SiNW transistors including steep subthreshold slopes and the high Ion/Ioff ratios are major factors that enable the excellent operation of the logic gate.

Original languageEnglish
Pages (from-to)1494-1498
Number of pages5
JournalTransactions of the Korean Institute of Electrical Engineers
Volume66
Issue number10
DOIs
Publication statusPublished - 2017 Jan 1

Keywords

  • Bendable electronics
  • CMOS inverter
  • Field effect transistor
  • Gate overlap
  • Silicon nanowire

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Characteristics of nanowire CMOS inverter with gate overlap'. Together they form a unique fingerprint.

  • Cite this