Charge-sharing-problem reduced split-path domino logic

Seok Soo Yoon, Seok Ryong Yoon, Seon Wook Kim, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In this paper, we describe split-path domino (SP domino) logic which is capable of high speed due to the magnitude of the charge sharing problem being halved. SP domino logic splits the NMOS stacked transistors used for logic evaluation, in order to reduce charge sharing problem, which has become one of the most critical noise problems in VDSM technology. Furthermore, SP domino logic needs no signal ordering. Dual Vt assignment methodology for SP domino logic was also proposed, in order to provide improved performance with low power consumption overhead. Our experimental results, with several logic gates using 0.18um CMOS technology, showed that the proposed logic provides an improvement in performance of up to 17% compared to the textbook domino circuit, under the same noisy conditions. Hence, SP domino logic is a good candidate for high-speed low-voltage operation in a very noisy environment.

Original languageEnglish
Title of host publicationProceedings of the IEEE International Conference on VLSI Design
Pages201-205
Number of pages5
Volume17
Publication statusPublished - 2004
EventProceedings - 17th International Conference on VLSI Design, Concurrently with the 3rd International Conference on Embedded Systems Design - Mumbai, India
Duration: 2004 Jan 52004 Jan 9

Other

OtherProceedings - 17th International Conference on VLSI Design, Concurrently with the 3rd International Conference on Embedded Systems Design
CountryIndia
CityMumbai
Period04/1/504/1/9

Fingerprint

Logic gates
Textbooks
Transistors
Electric power utilization
Networks (circuits)
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yoon, S. S., Yoon, S. R., Kim, S. W., & Kim, C. (2004). Charge-sharing-problem reduced split-path domino logic. In Proceedings of the IEEE International Conference on VLSI Design (Vol. 17, pp. 201-205)

Charge-sharing-problem reduced split-path domino logic. / Yoon, Seok Soo; Yoon, Seok Ryong; Kim, Seon Wook; Kim, Chulwoo.

Proceedings of the IEEE International Conference on VLSI Design. Vol. 17 2004. p. 201-205.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yoon, SS, Yoon, SR, Kim, SW & Kim, C 2004, Charge-sharing-problem reduced split-path domino logic. in Proceedings of the IEEE International Conference on VLSI Design. vol. 17, pp. 201-205, Proceedings - 17th International Conference on VLSI Design, Concurrently with the 3rd International Conference on Embedded Systems Design, Mumbai, India, 04/1/5.
Yoon SS, Yoon SR, Kim SW, Kim C. Charge-sharing-problem reduced split-path domino logic. In Proceedings of the IEEE International Conference on VLSI Design. Vol. 17. 2004. p. 201-205
Yoon, Seok Soo ; Yoon, Seok Ryong ; Kim, Seon Wook ; Kim, Chulwoo. / Charge-sharing-problem reduced split-path domino logic. Proceedings of the IEEE International Conference on VLSI Design. Vol. 17 2004. pp. 201-205
@inproceedings{c357f33339d94987bb5bb4ce8d817ef4,
title = "Charge-sharing-problem reduced split-path domino logic",
abstract = "In this paper, we describe split-path domino (SP domino) logic which is capable of high speed due to the magnitude of the charge sharing problem being halved. SP domino logic splits the NMOS stacked transistors used for logic evaluation, in order to reduce charge sharing problem, which has become one of the most critical noise problems in VDSM technology. Furthermore, SP domino logic needs no signal ordering. Dual Vt assignment methodology for SP domino logic was also proposed, in order to provide improved performance with low power consumption overhead. Our experimental results, with several logic gates using 0.18um CMOS technology, showed that the proposed logic provides an improvement in performance of up to 17{\%} compared to the textbook domino circuit, under the same noisy conditions. Hence, SP domino logic is a good candidate for high-speed low-voltage operation in a very noisy environment.",
author = "Yoon, {Seok Soo} and Yoon, {Seok Ryong} and Kim, {Seon Wook} and Chulwoo Kim",
year = "2004",
language = "English",
volume = "17",
pages = "201--205",
booktitle = "Proceedings of the IEEE International Conference on VLSI Design",

}

TY - GEN

T1 - Charge-sharing-problem reduced split-path domino logic

AU - Yoon, Seok Soo

AU - Yoon, Seok Ryong

AU - Kim, Seon Wook

AU - Kim, Chulwoo

PY - 2004

Y1 - 2004

N2 - In this paper, we describe split-path domino (SP domino) logic which is capable of high speed due to the magnitude of the charge sharing problem being halved. SP domino logic splits the NMOS stacked transistors used for logic evaluation, in order to reduce charge sharing problem, which has become one of the most critical noise problems in VDSM technology. Furthermore, SP domino logic needs no signal ordering. Dual Vt assignment methodology for SP domino logic was also proposed, in order to provide improved performance with low power consumption overhead. Our experimental results, with several logic gates using 0.18um CMOS technology, showed that the proposed logic provides an improvement in performance of up to 17% compared to the textbook domino circuit, under the same noisy conditions. Hence, SP domino logic is a good candidate for high-speed low-voltage operation in a very noisy environment.

AB - In this paper, we describe split-path domino (SP domino) logic which is capable of high speed due to the magnitude of the charge sharing problem being halved. SP domino logic splits the NMOS stacked transistors used for logic evaluation, in order to reduce charge sharing problem, which has become one of the most critical noise problems in VDSM technology. Furthermore, SP domino logic needs no signal ordering. Dual Vt assignment methodology for SP domino logic was also proposed, in order to provide improved performance with low power consumption overhead. Our experimental results, with several logic gates using 0.18um CMOS technology, showed that the proposed logic provides an improvement in performance of up to 17% compared to the textbook domino circuit, under the same noisy conditions. Hence, SP domino logic is a good candidate for high-speed low-voltage operation in a very noisy environment.

UR - http://www.scopus.com/inward/record.url?scp=2342578726&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2342578726&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:2342578726

VL - 17

SP - 201

EP - 205

BT - Proceedings of the IEEE International Conference on VLSI Design

ER -