Design and implementation of backtracking wave-pipeline switch to support guaranteed throughput in network-on-chip

Phi Hung Pham; Jongsun Park; Phuong Mau; Chulwoo Kim

doi:10.1109/TVLSI.2010.2096520

Design and implementation of backtracking wave-pipeline switch to support guaranteed throughput in network-on-chip

Phi Hung Pham, Jongsun Park, Phuong Mau, Chulwoo Kim

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

19 Citations (Scopus)

Abstract

It is a challenging task in a network-on-chip to design an on-chip switch/router to dynamically support (hard) guaranteed throughput under very tight on-chip constraints of power, timing, area, and time-to-market. This paper presents the design and implementation of a novel pipeline circuit-switched switch to support guaranteed throughput. The proposed circuit-switched switch, based on a backtracking probing path setup, operates with a source-synchronous wave-pipeline approach. The switch can support a dead-and live-lock free dynamic path-setup scheme and can achieve high bandwidth and high area and energy efficiency. A silicon-proven prototype of a 16-bit-data 5-bidirectional-port switch in a four-metal-layer 0.18-μ m CMOS standard-cell technology can yield an aggregate data bandwidth of up to 73.84 Gb/s, while occupying only a modest area of 0.0315 mm ². The synthesizable implementation of the proposed switch also results in a cost-effective design, fast development time, and portability.

Original language	English
Article number	5678607
Pages (from-to)	270-283
Number of pages	14
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	20
Issue number	2
DOIs	https://doi.org/10.1109/TVLSI.2010.2096520
Publication status	Published - 2012 Feb

Keywords

Backtracking
circuit-switched
dynamic path-setup
guaranteed throughput
network-on-chip (NoC)
on-chip switch
source synchronous
wave-pipeline

ASJC Scopus subject areas

Software
Hardware and Architecture
Electrical and Electronic Engineering

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/TVLSI.2010.2096520

Cite this

@article{6863157930584b6aae07a514b200aabd,

title = "Design and implementation of backtracking wave-pipeline switch to support guaranteed throughput in network-on-chip",

abstract = "It is a challenging task in a network-on-chip to design an on-chip switch/router to dynamically support (hard) guaranteed throughput under very tight on-chip constraints of power, timing, area, and time-to-market. This paper presents the design and implementation of a novel pipeline circuit-switched switch to support guaranteed throughput. The proposed circuit-switched switch, based on a backtracking probing path setup, operates with a source-synchronous wave-pipeline approach. The switch can support a dead-and live-lock free dynamic path-setup scheme and can achieve high bandwidth and high area and energy efficiency. A silicon-proven prototype of a 16-bit-data 5-bidirectional-port switch in a four-metal-layer 0.18-μ m CMOS standard-cell technology can yield an aggregate data bandwidth of up to 73.84 Gb/s, while occupying only a modest area of 0.0315 mm 2. The synthesizable implementation of the proposed switch also results in a cost-effective design, fast development time, and portability.",

keywords = "Backtracking, circuit-switched, dynamic path-setup, guaranteed throughput, network-on-chip (NoC), on-chip switch, source synchronous, wave-pipeline",

author = "Pham, {Phi Hung} and Jongsun Park and Phuong Mau and Chulwoo Kim",

note = "Funding Information: Manuscript received April 08, 2010; revised July 24, 2010, November 04, 2010; accepted November 20, 2010. Date of publication December 30, 2010; date of current version January 18, 2012. This work was supported by the Korea government (MEST) through the Korea Science and Engineering Foundation (KOSEF) under Grant R0A-2007-000-20059-0.",

year = "2012",

month = feb,

doi = "10.1109/TVLSI.2010.2096520",

language = "English",

volume = "20",

pages = "270--283",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - Design and implementation of backtracking wave-pipeline switch to support guaranteed throughput in network-on-chip

AU - Pham, Phi Hung

AU - Park, Jongsun

AU - Mau, Phuong

AU - Kim, Chulwoo

N1 - Funding Information: Manuscript received April 08, 2010; revised July 24, 2010, November 04, 2010; accepted November 20, 2010. Date of publication December 30, 2010; date of current version January 18, 2012. This work was supported by the Korea government (MEST) through the Korea Science and Engineering Foundation (KOSEF) under Grant R0A-2007-000-20059-0.

PY - 2012/2

Y1 - 2012/2

N2 - It is a challenging task in a network-on-chip to design an on-chip switch/router to dynamically support (hard) guaranteed throughput under very tight on-chip constraints of power, timing, area, and time-to-market. This paper presents the design and implementation of a novel pipeline circuit-switched switch to support guaranteed throughput. The proposed circuit-switched switch, based on a backtracking probing path setup, operates with a source-synchronous wave-pipeline approach. The switch can support a dead-and live-lock free dynamic path-setup scheme and can achieve high bandwidth and high area and energy efficiency. A silicon-proven prototype of a 16-bit-data 5-bidirectional-port switch in a four-metal-layer 0.18-μ m CMOS standard-cell technology can yield an aggregate data bandwidth of up to 73.84 Gb/s, while occupying only a modest area of 0.0315 mm 2. The synthesizable implementation of the proposed switch also results in a cost-effective design, fast development time, and portability.

AB - It is a challenging task in a network-on-chip to design an on-chip switch/router to dynamically support (hard) guaranteed throughput under very tight on-chip constraints of power, timing, area, and time-to-market. This paper presents the design and implementation of a novel pipeline circuit-switched switch to support guaranteed throughput. The proposed circuit-switched switch, based on a backtracking probing path setup, operates with a source-synchronous wave-pipeline approach. The switch can support a dead-and live-lock free dynamic path-setup scheme and can achieve high bandwidth and high area and energy efficiency. A silicon-proven prototype of a 16-bit-data 5-bidirectional-port switch in a four-metal-layer 0.18-μ m CMOS standard-cell technology can yield an aggregate data bandwidth of up to 73.84 Gb/s, while occupying only a modest area of 0.0315 mm 2. The synthesizable implementation of the proposed switch also results in a cost-effective design, fast development time, and portability.

KW - Backtracking

KW - circuit-switched

KW - dynamic path-setup

KW - guaranteed throughput

KW - network-on-chip (NoC)

KW - on-chip switch

KW - source synchronous

KW - wave-pipeline

UR - http://www.scopus.com/inward/record.url?scp=84856278685&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2010.2096520

DO - 10.1109/TVLSI.2010.2096520

M3 - Article

AN - SCOPUS:84856278685

SN - 1063-8210

VL - 20

SP - 270

EP - 283

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 2

M1 - 5678607

ER -

Design and implementation of backtracking wave-pipeline switch to support guaranteed throughput in network-on-chip

Abstract

Keywords

ASJC Scopus subject areas

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this