Design and Implementation of Display Stream Compression Decoder with Line Buffer Optimization

Seon Wook Kim, Sewon Park, Jaeyung Jun, Youngsun Han

Research output: Contribution to journalArticle

Abstract

In recent years, new emerging display-based consumer products, such as augmented and virtual reality headsets and automotive video systems have required higher communication bandwidth due to higher bits per pixel and refresh rates. Thus, many video compression techniques have been actively studied to support the bandwidth in a limited communication environment, and the video electronics standard association (VESA) has standardized a display stream compression (DSC) that provides visually lossless video quality while preserving low power consumption and implementation cost. In this paper, we describe the detailed design of the DSC decoder and optimize a line buffer size that occupies most of the decoder's resources in terms of power and area consumption. So our optimization method can save many resources used by the DSC decoder. The proposed decoder was functionally verified on an FPGA-based platform and synthesized with a 65 nm standard cell library. The performance analysis showed that the optimized decoder used only 62 mW for decoding per frame of FHD video by reducing power consumption by 37.0% and area by 39.9% than the original design; thus, our technology would become an attractive solution for developers of the emerging consumer products.

Original languageEnglish
Article number8742683
Pages (from-to)322-328
Number of pages7
JournalIEEE Transactions on Consumer Electronics
Volume65
Issue number3
DOIs
Publication statusPublished - 2019 Aug 1

Fingerprint

Display devices
Consumer products
Electric power utilization
Bandwidth
Augmented reality
Communication
Image compression
Virtual reality
Decoding
Field programmable gate arrays (FPGA)
Electronic equipment
Pixels
Costs

Keywords

  • design optimization
  • Display stream compression
  • energy consumption
  • video compression
  • visually lossless

ASJC Scopus subject areas

  • Media Technology
  • Electrical and Electronic Engineering

Cite this

Design and Implementation of Display Stream Compression Decoder with Line Buffer Optimization. / Kim, Seon Wook; Park, Sewon; Jun, Jaeyung; Han, Youngsun.

In: IEEE Transactions on Consumer Electronics, Vol. 65, No. 3, 8742683, 01.08.2019, p. 322-328.

Research output: Contribution to journalArticle

@article{670efa3f8f2f4829aece158e5b08f715,
title = "Design and Implementation of Display Stream Compression Decoder with Line Buffer Optimization",
abstract = "In recent years, new emerging display-based consumer products, such as augmented and virtual reality headsets and automotive video systems have required higher communication bandwidth due to higher bits per pixel and refresh rates. Thus, many video compression techniques have been actively studied to support the bandwidth in a limited communication environment, and the video electronics standard association (VESA) has standardized a display stream compression (DSC) that provides visually lossless video quality while preserving low power consumption and implementation cost. In this paper, we describe the detailed design of the DSC decoder and optimize a line buffer size that occupies most of the decoder's resources in terms of power and area consumption. So our optimization method can save many resources used by the DSC decoder. The proposed decoder was functionally verified on an FPGA-based platform and synthesized with a 65 nm standard cell library. The performance analysis showed that the optimized decoder used only 62 mW for decoding per frame of FHD video by reducing power consumption by 37.0{\%} and area by 39.9{\%} than the original design; thus, our technology would become an attractive solution for developers of the emerging consumer products.",
keywords = "design optimization, Display stream compression, energy consumption, video compression, visually lossless",
author = "Kim, {Seon Wook} and Sewon Park and Jaeyung Jun and Youngsun Han",
year = "2019",
month = "8",
day = "1",
doi = "10.1109/TCE.2019.2923989",
language = "English",
volume = "65",
pages = "322--328",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Design and Implementation of Display Stream Compression Decoder with Line Buffer Optimization

AU - Kim, Seon Wook

AU - Park, Sewon

AU - Jun, Jaeyung

AU - Han, Youngsun

PY - 2019/8/1

Y1 - 2019/8/1

N2 - In recent years, new emerging display-based consumer products, such as augmented and virtual reality headsets and automotive video systems have required higher communication bandwidth due to higher bits per pixel and refresh rates. Thus, many video compression techniques have been actively studied to support the bandwidth in a limited communication environment, and the video electronics standard association (VESA) has standardized a display stream compression (DSC) that provides visually lossless video quality while preserving low power consumption and implementation cost. In this paper, we describe the detailed design of the DSC decoder and optimize a line buffer size that occupies most of the decoder's resources in terms of power and area consumption. So our optimization method can save many resources used by the DSC decoder. The proposed decoder was functionally verified on an FPGA-based platform and synthesized with a 65 nm standard cell library. The performance analysis showed that the optimized decoder used only 62 mW for decoding per frame of FHD video by reducing power consumption by 37.0% and area by 39.9% than the original design; thus, our technology would become an attractive solution for developers of the emerging consumer products.

AB - In recent years, new emerging display-based consumer products, such as augmented and virtual reality headsets and automotive video systems have required higher communication bandwidth due to higher bits per pixel and refresh rates. Thus, many video compression techniques have been actively studied to support the bandwidth in a limited communication environment, and the video electronics standard association (VESA) has standardized a display stream compression (DSC) that provides visually lossless video quality while preserving low power consumption and implementation cost. In this paper, we describe the detailed design of the DSC decoder and optimize a line buffer size that occupies most of the decoder's resources in terms of power and area consumption. So our optimization method can save many resources used by the DSC decoder. The proposed decoder was functionally verified on an FPGA-based platform and synthesized with a 65 nm standard cell library. The performance analysis showed that the optimized decoder used only 62 mW for decoding per frame of FHD video by reducing power consumption by 37.0% and area by 39.9% than the original design; thus, our technology would become an attractive solution for developers of the emerging consumer products.

KW - design optimization

KW - Display stream compression

KW - energy consumption

KW - video compression

KW - visually lossless

UR - http://www.scopus.com/inward/record.url?scp=85067833399&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067833399&partnerID=8YFLogxK

U2 - 10.1109/TCE.2019.2923989

DO - 10.1109/TCE.2019.2923989

M3 - Article

VL - 65

SP - 322

EP - 328

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 3

M1 - 8742683

ER -