Design issues and optimization in DisplayPort link layer implementation

Jaegeun Oh, Seon Wook Kim, Taejin Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Nowadays, the advanced digital display technology makes display devices support extreme high quality video like full HD. In order to support the quality, a communication interface of the display devices must provide a high bandwidth in video transmission. The DisplayPort, as one of the solutions, was proposed as an industry standard to transmit high color depths, refresh rates and display resolution. In this paper, we present several optimization methods from our experience to prototype a datalink layer of the DisplayPort interface based on the DisplayPort standard version 1.1a of VESA. Also, we show that our system consumes 205.3K logic cells and 55.6mW power with Samsung 0.13um library.

Original languageEnglish
Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Pages188-191
Number of pages4
DOIs
Publication statusPublished - 2010 Dec 1
Event2010 Asia Pacific Conference on Circuit and System, APCCAS 2010 - Kuala Lumpur, Malaysia
Duration: 2010 Dec 62010 Dec 9

Other

Other2010 Asia Pacific Conference on Circuit and System, APCCAS 2010
CountryMalaysia
CityKuala Lumpur
Period10/12/610/12/9

Fingerprint

Display devices
Color
Bandwidth
Communication
Industry

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Oh, J., Kim, S. W., & Kim, T. (2010). Design issues and optimization in DisplayPort link layer implementation. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS (pp. 188-191). [5774908] https://doi.org/10.1109/APCCAS.2010.5774908

Design issues and optimization in DisplayPort link layer implementation. / Oh, Jaegeun; Kim, Seon Wook; Kim, Taejin.

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. p. 188-191 5774908.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Oh, J, Kim, SW & Kim, T 2010, Design issues and optimization in DisplayPort link layer implementation. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS., 5774908, pp. 188-191, 2010 Asia Pacific Conference on Circuit and System, APCCAS 2010, Kuala Lumpur, Malaysia, 10/12/6. https://doi.org/10.1109/APCCAS.2010.5774908
Oh J, Kim SW, Kim T. Design issues and optimization in DisplayPort link layer implementation. In IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. p. 188-191. 5774908 https://doi.org/10.1109/APCCAS.2010.5774908
Oh, Jaegeun ; Kim, Seon Wook ; Kim, Taejin. / Design issues and optimization in DisplayPort link layer implementation. IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2010. pp. 188-191
@inproceedings{ead447bc4e5b444abe88f7de594be58c,
title = "Design issues and optimization in DisplayPort link layer implementation",
abstract = "Nowadays, the advanced digital display technology makes display devices support extreme high quality video like full HD. In order to support the quality, a communication interface of the display devices must provide a high bandwidth in video transmission. The DisplayPort, as one of the solutions, was proposed as an industry standard to transmit high color depths, refresh rates and display resolution. In this paper, we present several optimization methods from our experience to prototype a datalink layer of the DisplayPort interface based on the DisplayPort standard version 1.1a of VESA. Also, we show that our system consumes 205.3K logic cells and 55.6mW power with Samsung 0.13um library.",
author = "Jaegeun Oh and Kim, {Seon Wook} and Taejin Kim",
year = "2010",
month = "12",
day = "1",
doi = "10.1109/APCCAS.2010.5774908",
language = "English",
isbn = "9781424474561",
pages = "188--191",
booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

}

TY - GEN

T1 - Design issues and optimization in DisplayPort link layer implementation

AU - Oh, Jaegeun

AU - Kim, Seon Wook

AU - Kim, Taejin

PY - 2010/12/1

Y1 - 2010/12/1

N2 - Nowadays, the advanced digital display technology makes display devices support extreme high quality video like full HD. In order to support the quality, a communication interface of the display devices must provide a high bandwidth in video transmission. The DisplayPort, as one of the solutions, was proposed as an industry standard to transmit high color depths, refresh rates and display resolution. In this paper, we present several optimization methods from our experience to prototype a datalink layer of the DisplayPort interface based on the DisplayPort standard version 1.1a of VESA. Also, we show that our system consumes 205.3K logic cells and 55.6mW power with Samsung 0.13um library.

AB - Nowadays, the advanced digital display technology makes display devices support extreme high quality video like full HD. In order to support the quality, a communication interface of the display devices must provide a high bandwidth in video transmission. The DisplayPort, as one of the solutions, was proposed as an industry standard to transmit high color depths, refresh rates and display resolution. In this paper, we present several optimization methods from our experience to prototype a datalink layer of the DisplayPort interface based on the DisplayPort standard version 1.1a of VESA. Also, we show that our system consumes 205.3K logic cells and 55.6mW power with Samsung 0.13um library.

UR - http://www.scopus.com/inward/record.url?scp=79959278554&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959278554&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2010.5774908

DO - 10.1109/APCCAS.2010.5774908

M3 - Conference contribution

AN - SCOPUS:79959278554

SN - 9781424474561

SP - 188

EP - 191

BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

ER -