Design of a 169% locking-range frequency divider with programmable input sensitivity

Byeonghak Jo, Hyeonseok Hwang, Junil Moon, Seung Baek Park, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A wide locking-range frequency divider with programmable input sensitivity is presented in this paper. The frequency divider consists of two D flip-flop-based current mode logic latches and a current control circuit. The current control circuit adjusts the current ratio of the sampling pair and the latching pair, while the total current is maintained as a constant. The current control circuit enables the self-oscillation frequency to be adapted to the input frequency. As a result, the divider has wide locking range below -10 dBm input level. The proposed frequency divider is implemented in 0.18 um standard CMOS technology, and the measurement results show a 169% frequency locking range of between 0.5 and 6 GHz at an input power of - 10 dBm while consuming 7.2 mW from a 1.8 V supply voltage.

Original languageEnglish
Title of host publication2015 IEEE International Conference on Consumer Electronics, ICCE 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages222-223
Number of pages2
ISBN (Print)9781479975426
DOIs
Publication statusPublished - 2015 Mar 23
Event2015 IEEE International Conference on Consumer Electronics, ICCE 2015 - Las Vegas, United States
Duration: 2015 Jan 92015 Jan 12

Other

Other2015 IEEE International Conference on Consumer Electronics, ICCE 2015
CountryUnited States
CityLas Vegas
Period15/1/915/1/12

Fingerprint

Electric current control
Flip flop circuits
Networks (circuits)
Sampling
Electric potential

Keywords

  • current mode logic latch
  • divide-by-2
  • frequency divider
  • wide locking range

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering

Cite this

Jo, B., Hwang, H., Moon, J., Park, S. B., & Kim, S-W. (2015). Design of a 169% locking-range frequency divider with programmable input sensitivity. In 2015 IEEE International Conference on Consumer Electronics, ICCE 2015 (pp. 222-223). [7066389] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCE.2015.7066389

Design of a 169% locking-range frequency divider with programmable input sensitivity. / Jo, Byeonghak; Hwang, Hyeonseok; Moon, Junil; Park, Seung Baek; Kim, Soo-Won.

2015 IEEE International Conference on Consumer Electronics, ICCE 2015. Institute of Electrical and Electronics Engineers Inc., 2015. p. 222-223 7066389.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jo, B, Hwang, H, Moon, J, Park, SB & Kim, S-W 2015, Design of a 169% locking-range frequency divider with programmable input sensitivity. in 2015 IEEE International Conference on Consumer Electronics, ICCE 2015., 7066389, Institute of Electrical and Electronics Engineers Inc., pp. 222-223, 2015 IEEE International Conference on Consumer Electronics, ICCE 2015, Las Vegas, United States, 15/1/9. https://doi.org/10.1109/ICCE.2015.7066389
Jo B, Hwang H, Moon J, Park SB, Kim S-W. Design of a 169% locking-range frequency divider with programmable input sensitivity. In 2015 IEEE International Conference on Consumer Electronics, ICCE 2015. Institute of Electrical and Electronics Engineers Inc. 2015. p. 222-223. 7066389 https://doi.org/10.1109/ICCE.2015.7066389
Jo, Byeonghak ; Hwang, Hyeonseok ; Moon, Junil ; Park, Seung Baek ; Kim, Soo-Won. / Design of a 169% locking-range frequency divider with programmable input sensitivity. 2015 IEEE International Conference on Consumer Electronics, ICCE 2015. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 222-223
@inproceedings{7104ba0a45504c5499499a13aae65d29,
title = "Design of a 169{\%} locking-range frequency divider with programmable input sensitivity",
abstract = "A wide locking-range frequency divider with programmable input sensitivity is presented in this paper. The frequency divider consists of two D flip-flop-based current mode logic latches and a current control circuit. The current control circuit adjusts the current ratio of the sampling pair and the latching pair, while the total current is maintained as a constant. The current control circuit enables the self-oscillation frequency to be adapted to the input frequency. As a result, the divider has wide locking range below -10 dBm input level. The proposed frequency divider is implemented in 0.18 um standard CMOS technology, and the measurement results show a 169{\%} frequency locking range of between 0.5 and 6 GHz at an input power of - 10 dBm while consuming 7.2 mW from a 1.8 V supply voltage.",
keywords = "current mode logic latch, divide-by-2, frequency divider, wide locking range",
author = "Byeonghak Jo and Hyeonseok Hwang and Junil Moon and Park, {Seung Baek} and Soo-Won Kim",
year = "2015",
month = "3",
day = "23",
doi = "10.1109/ICCE.2015.7066389",
language = "English",
isbn = "9781479975426",
pages = "222--223",
booktitle = "2015 IEEE International Conference on Consumer Electronics, ICCE 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Design of a 169% locking-range frequency divider with programmable input sensitivity

AU - Jo, Byeonghak

AU - Hwang, Hyeonseok

AU - Moon, Junil

AU - Park, Seung Baek

AU - Kim, Soo-Won

PY - 2015/3/23

Y1 - 2015/3/23

N2 - A wide locking-range frequency divider with programmable input sensitivity is presented in this paper. The frequency divider consists of two D flip-flop-based current mode logic latches and a current control circuit. The current control circuit adjusts the current ratio of the sampling pair and the latching pair, while the total current is maintained as a constant. The current control circuit enables the self-oscillation frequency to be adapted to the input frequency. As a result, the divider has wide locking range below -10 dBm input level. The proposed frequency divider is implemented in 0.18 um standard CMOS technology, and the measurement results show a 169% frequency locking range of between 0.5 and 6 GHz at an input power of - 10 dBm while consuming 7.2 mW from a 1.8 V supply voltage.

AB - A wide locking-range frequency divider with programmable input sensitivity is presented in this paper. The frequency divider consists of two D flip-flop-based current mode logic latches and a current control circuit. The current control circuit adjusts the current ratio of the sampling pair and the latching pair, while the total current is maintained as a constant. The current control circuit enables the self-oscillation frequency to be adapted to the input frequency. As a result, the divider has wide locking range below -10 dBm input level. The proposed frequency divider is implemented in 0.18 um standard CMOS technology, and the measurement results show a 169% frequency locking range of between 0.5 and 6 GHz at an input power of - 10 dBm while consuming 7.2 mW from a 1.8 V supply voltage.

KW - current mode logic latch

KW - divide-by-2

KW - frequency divider

KW - wide locking range

UR - http://www.scopus.com/inward/record.url?scp=84936112554&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84936112554&partnerID=8YFLogxK

U2 - 10.1109/ICCE.2015.7066389

DO - 10.1109/ICCE.2015.7066389

M3 - Conference contribution

AN - SCOPUS:84936112554

SN - 9781479975426

SP - 222

EP - 223

BT - 2015 IEEE International Conference on Consumer Electronics, ICCE 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -