Design of a bus-based shared-memory multiprocessor DICE

Kyung Ho Lee, Bland W. Quattlebaum, Sangyeun Cho, Larry L. Kinney

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

DICE is a shared-bus multiprocessor based on a distributed shared-memory architecture, known as cache-only memory architecture (COMA). Unlike previous COMA proposals for large-scale multiprocessing, DICE utilizes COMA to effectively decrease the speed gap between modem high-performance microprocessors and the bus. DICE tries to optimize COMA for a shared-bus medium, in particular to reduce detrimental effects of the cache coherence and the 'last memory block' problem on replacement. In this paper, we present a global bus design of DICE based on the IEEE futurebus + backplane bus and the Texas Instruments chip-set. Our design demonstrates that necessary bus transactions for DICE can be done efficiently with existing standard bus signals. Considering the benefits of COMA and the moderate design complexity it adds to the conventional shared-bus multiprocessor design, a bus-based COMA multiprocessor, such as DICE, can become a viable candidate for future shared-bus multiprocessor designs.

Original languageEnglish
Pages (from-to)403-411
Number of pages9
JournalMicroprocessors and Microsystems
Volume22
Issue number7
Publication statusPublished - 1999 Dec 1
Externally publishedYes

Fingerprint

Memory architecture
Data storage equipment
Modems
Microprocessor chips

Keywords

  • Cache-only memory architecture
  • Coherence protocol
  • Memory replacement
  • Shared bus

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Software
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Lee, K. H., Quattlebaum, B. W., Cho, S., & Kinney, L. L. (1999). Design of a bus-based shared-memory multiprocessor DICE. Microprocessors and Microsystems, 22(7), 403-411.

Design of a bus-based shared-memory multiprocessor DICE. / Lee, Kyung Ho; Quattlebaum, Bland W.; Cho, Sangyeun; Kinney, Larry L.

In: Microprocessors and Microsystems, Vol. 22, No. 7, 01.12.1999, p. 403-411.

Research output: Contribution to journalArticle

Lee, KH, Quattlebaum, BW, Cho, S & Kinney, LL 1999, 'Design of a bus-based shared-memory multiprocessor DICE', Microprocessors and Microsystems, vol. 22, no. 7, pp. 403-411.
Lee KH, Quattlebaum BW, Cho S, Kinney LL. Design of a bus-based shared-memory multiprocessor DICE. Microprocessors and Microsystems. 1999 Dec 1;22(7):403-411.
Lee, Kyung Ho ; Quattlebaum, Bland W. ; Cho, Sangyeun ; Kinney, Larry L. / Design of a bus-based shared-memory multiprocessor DICE. In: Microprocessors and Microsystems. 1999 ; Vol. 22, No. 7. pp. 403-411.
@article{c1d04648ec1e40e6aeaa87cf1a179a1c,
title = "Design of a bus-based shared-memory multiprocessor DICE",
abstract = "DICE is a shared-bus multiprocessor based on a distributed shared-memory architecture, known as cache-only memory architecture (COMA). Unlike previous COMA proposals for large-scale multiprocessing, DICE utilizes COMA to effectively decrease the speed gap between modem high-performance microprocessors and the bus. DICE tries to optimize COMA for a shared-bus medium, in particular to reduce detrimental effects of the cache coherence and the 'last memory block' problem on replacement. In this paper, we present a global bus design of DICE based on the IEEE futurebus + backplane bus and the Texas Instruments chip-set. Our design demonstrates that necessary bus transactions for DICE can be done efficiently with existing standard bus signals. Considering the benefits of COMA and the moderate design complexity it adds to the conventional shared-bus multiprocessor design, a bus-based COMA multiprocessor, such as DICE, can become a viable candidate for future shared-bus multiprocessor designs.",
keywords = "Cache-only memory architecture, Coherence protocol, Memory replacement, Shared bus",
author = "Lee, {Kyung Ho} and Quattlebaum, {Bland W.} and Sangyeun Cho and Kinney, {Larry L.}",
year = "1999",
month = "12",
day = "1",
language = "English",
volume = "22",
pages = "403--411",
journal = "Microprocessors and Microsystems",
issn = "0141-9331",
publisher = "Elsevier",
number = "7",

}

TY - JOUR

T1 - Design of a bus-based shared-memory multiprocessor DICE

AU - Lee, Kyung Ho

AU - Quattlebaum, Bland W.

AU - Cho, Sangyeun

AU - Kinney, Larry L.

PY - 1999/12/1

Y1 - 1999/12/1

N2 - DICE is a shared-bus multiprocessor based on a distributed shared-memory architecture, known as cache-only memory architecture (COMA). Unlike previous COMA proposals for large-scale multiprocessing, DICE utilizes COMA to effectively decrease the speed gap between modem high-performance microprocessors and the bus. DICE tries to optimize COMA for a shared-bus medium, in particular to reduce detrimental effects of the cache coherence and the 'last memory block' problem on replacement. In this paper, we present a global bus design of DICE based on the IEEE futurebus + backplane bus and the Texas Instruments chip-set. Our design demonstrates that necessary bus transactions for DICE can be done efficiently with existing standard bus signals. Considering the benefits of COMA and the moderate design complexity it adds to the conventional shared-bus multiprocessor design, a bus-based COMA multiprocessor, such as DICE, can become a viable candidate for future shared-bus multiprocessor designs.

AB - DICE is a shared-bus multiprocessor based on a distributed shared-memory architecture, known as cache-only memory architecture (COMA). Unlike previous COMA proposals for large-scale multiprocessing, DICE utilizes COMA to effectively decrease the speed gap between modem high-performance microprocessors and the bus. DICE tries to optimize COMA for a shared-bus medium, in particular to reduce detrimental effects of the cache coherence and the 'last memory block' problem on replacement. In this paper, we present a global bus design of DICE based on the IEEE futurebus + backplane bus and the Texas Instruments chip-set. Our design demonstrates that necessary bus transactions for DICE can be done efficiently with existing standard bus signals. Considering the benefits of COMA and the moderate design complexity it adds to the conventional shared-bus multiprocessor design, a bus-based COMA multiprocessor, such as DICE, can become a viable candidate for future shared-bus multiprocessor designs.

KW - Cache-only memory architecture

KW - Coherence protocol

KW - Memory replacement

KW - Shared bus

UR - http://www.scopus.com/inward/record.url?scp=9144229248&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=9144229248&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:9144229248

VL - 22

SP - 403

EP - 411

JO - Microprocessors and Microsystems

JF - Microprocessors and Microsystems

SN - 0141-9331

IS - 7

ER -