Design of time delay controller based on variable reference model

Jae Bok Song; Kyeong Seok Byeon

doi:10.1109/ACC.1998.703193

Design of time delay controller based on variable reference model

Jae Bok Song, Kyeong Seok Byeon

School of Mechanical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Citations (Scopus)

Abstract

Many plants have upper and lower bounds beyond which saturation of control efforts occurs. Since the saturation adversely affects control performance, it should be avoided if possible. In this paper a new approach of avoiding saturation by varying the reference model for TDC(time delay control-based systems subject to the step changes in reference inputs. In this scheme, the variable reference model is determined based on the information on control inputs and the size of the step changes in the reference inputs. This scheme is verified by application to the position control experiments using a brushless DC servo system.

Original language	English
Title of host publication	Proceedings of the 1998 American Control Conference, ACC 1998
Pages	3339-3343
Number of pages	5
DOIs	https://doi.org/10.1109/ACC.1998.703193
Publication status	Published - 1998
Event	1998 American Control Conference, ACC 1998 - Philadelphia, PA, United States Duration: 1998 Jun 24 → 1998 Jun 26

Publication series

Name	Proceedings of the American Control Conference
Volume	6
ISSN (Print)	0743-1619

Other

Other	1998 American Control Conference, ACC 1998
Country	United States
City	Philadelphia, PA
Period	98/6/24 → 98/6/26

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/ACC.1998.703193

Fingerprint Dive into the research topics of 'Design of time delay controller based on variable reference model'. Together they form a unique fingerprint.

Cite this

@inproceedings{7cfcb12337314a378f7dfb2852cb4665,

title = "Design of time delay controller based on variable reference model",

abstract = "Many plants have upper and lower bounds beyond which saturation of control efforts occurs. Since the saturation adversely affects control performance, it should be avoided if possible. In this paper a new approach of avoiding saturation by varying the reference model for TDC(time delay control-based systems subject to the step changes in reference inputs. In this scheme, the variable reference model is determined based on the information on control inputs and the size of the step changes in the reference inputs. This scheme is verified by application to the position control experiments using a brushless DC servo system.",

author = "Song, {Jae Bok} and Byeon, {Kyeong Seok}",

year = "1998",

doi = "10.1109/ACC.1998.703193",

language = "English",

isbn = "0780345304",

series = "Proceedings of the American Control Conference",

pages = "3339--3343",

booktitle = "Proceedings of the 1998 American Control Conference, ACC 1998",

note = "1998 American Control Conference, ACC 1998 ; Conference date: 24-06-1998 Through 26-06-1998",

}

TY - GEN

T1 - Design of time delay controller based on variable reference model

AU - Song, Jae Bok

AU - Byeon, Kyeong Seok

PY - 1998

Y1 - 1998

N2 - Many plants have upper and lower bounds beyond which saturation of control efforts occurs. Since the saturation adversely affects control performance, it should be avoided if possible. In this paper a new approach of avoiding saturation by varying the reference model for TDC(time delay control-based systems subject to the step changes in reference inputs. In this scheme, the variable reference model is determined based on the information on control inputs and the size of the step changes in the reference inputs. This scheme is verified by application to the position control experiments using a brushless DC servo system.

AB - Many plants have upper and lower bounds beyond which saturation of control efforts occurs. Since the saturation adversely affects control performance, it should be avoided if possible. In this paper a new approach of avoiding saturation by varying the reference model for TDC(time delay control-based systems subject to the step changes in reference inputs. In this scheme, the variable reference model is determined based on the information on control inputs and the size of the step changes in the reference inputs. This scheme is verified by application to the position control experiments using a brushless DC servo system.

UR - http://www.scopus.com/inward/record.url?scp=33646544935&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33646544935&partnerID=8YFLogxK

U2 - 10.1109/ACC.1998.703193

DO - 10.1109/ACC.1998.703193

M3 - Conference contribution

AN - SCOPUS:33646544935

SN - 0780345304

SN - 9780780345300

T3 - Proceedings of the American Control Conference

SP - 3339

EP - 3343

BT - Proceedings of the 1998 American Control Conference, ACC 1998

T2 - 1998 American Control Conference, ACC 1998

Y2 - 24 June 1998 through 26 June 1998

ER -

Design of time delay controller based on variable reference model

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Cite this