Dynamic bit-width adaptation in DCT: An approach to trade off image quality and computation energy

J. Park, Jung Hwan Choi, Kaushik Roy

Research output: Contribution to journalArticle

68 Citations (Scopus)

Abstract

This paper presents a dynamic bit-width adaptation scheme for applications using discrete cosine transform (DCT). The technique can efficiently trade off image quality and computation energy. Based on sensitivity differences of 64 DCT coefficients, separate operand bit-widths are used for different frequency components to reduce computation energy. To select the appropriate operand bit-widths that achieve significant reduction of power consumption with minimum image quality degradation, we also propose a bit-width selection algorithm. The proposed variable bit precision DCT algorithm can be efficiently implemented using carry save adder trees. The reconfigurable DCT architecture can achieve power savings ranging from 36% to 75% compared to normal operation at the expense of minor image quality degradation.

Original languageEnglish
Article number5109472
Pages (from-to)787-793
Number of pages7
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume18
Issue number5
DOIs
Publication statusPublished - 2010 May

Keywords

  • Discrete cosine transform (DCT)
  • Dynamic bit-width
  • Low power design
  • Reconfigurable architecture

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Dynamic bit-width adaptation in DCT: An approach to trade off image quality and computation energy'. Together they form a unique fingerprint.

  • Cite this