Effects of Design Options on the Implementation of a Chip Multiprocessor

Sang Won Lee, Yun Seob Song, Kyoung Sun Cho, Soo Won Kim, Hyeong Cheol Oh, Sung Nam Kim, Kyoung Park, Woo Jong Han

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper addresses the effects of design options on the cost and the performance of CMPs (chip multiprocessors) with a shared L2 cache. The design options we consider include the instruction-issue rates of the processors and the sizes of the internal caches. We focus our study more on implementation issues rather than architectural perspectives. We model all the functional blocks of the CMPs in hardware description language and estimate their cost/performance by using a program-driven simulator developed for this study. Realistic parameters for current technologies are used in the CPU/memory-system simulation models. Our results show that clustering four CPUs with single issue, integrating a 4-kbyte L1 cache and a 128-kbyte L2 cache, could be the best choice for the technologies considered.

Original languageEnglish
Pages (from-to)172-178
Number of pages7
JournalJournal of the Korean Physical Society
Volume39
Issue number1
Publication statusPublished - 2001 Jul

ASJC Scopus subject areas

  • Physics and Astronomy(all)

Fingerprint Dive into the research topics of 'Effects of Design Options on the Implementation of a Chip Multiprocessor'. Together they form a unique fingerprint.

  • Cite this

    Lee, S. W., Song, Y. S., Cho, K. S., Kim, S. W., Oh, H. C., Kim, S. N., Park, K., & Han, W. J. (2001). Effects of Design Options on the Implementation of a Chip Multiprocessor. Journal of the Korean Physical Society, 39(1), 172-178.