Efficient discrete-time bandpass sigma-delta modulator and digital I/Q demodulator for multistandard wireless applications

Chanyong Jeong, Yonghwan Kim, Soo-Won Kim

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

This paper presents an efficient discrete-time bandpass sigma-delta (∑Δ) modulator and digital in-phase/quadrature (I/Q) demodulator for multistandard wireless applications. The proposed bandpass ∑Δ modulator provides higher speed using advanced switched-capacitor resonators which are faster than the conventional ones. The test chip has been implemented in a 0.18 μm CMOS process and occupied with the active chip area of 0.16 mm2. The power consumption of the fabricated chip is 2.34 mW with a 1.8 V supply voltage. The measured peak signal-to-noise ratios (SNR) are 34 dB for 1.536 MHz (T-DMB), 26 dB for 5 MHz (UMTS), and 20 dB for 10 MHz (WiBro) bandwidths, respectively. This paper also covers the simple and robust digital I/Q demodulator which has been realized using a field programmable gate array (FPGA) for digital signal processing.

Original languageEnglish
Pages (from-to)25-32
Number of pages8
JournalIEEE Transactions on Consumer Electronics
Volume54
Issue number1
DOIs
Publication statusPublished - 2008 Feb 1

Fingerprint

Demodulators
Modulators
3G mobile communication systems
Digital signal processing
Field programmable gate arrays (FPGA)
Resonators
Signal to noise ratio
Electric power utilization
Capacitors
Bandwidth
Electric potential

Keywords

  • Bandpass
  • Digital demodulator
  • Discretetime
  • Sigma-delta modulation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Networks and Communications

Cite this

Efficient discrete-time bandpass sigma-delta modulator and digital I/Q demodulator for multistandard wireless applications. / Jeong, Chanyong; Kim, Yonghwan; Kim, Soo-Won.

In: IEEE Transactions on Consumer Electronics, Vol. 54, No. 1, 01.02.2008, p. 25-32.

Research output: Contribution to journalArticle

@article{a0d11e8f16684a92aeea4fee5c54d5bf,
title = "Efficient discrete-time bandpass sigma-delta modulator and digital I/Q demodulator for multistandard wireless applications",
abstract = "This paper presents an efficient discrete-time bandpass sigma-delta (∑Δ) modulator and digital in-phase/quadrature (I/Q) demodulator for multistandard wireless applications. The proposed bandpass ∑Δ modulator provides higher speed using advanced switched-capacitor resonators which are faster than the conventional ones. The test chip has been implemented in a 0.18 μm CMOS process and occupied with the active chip area of 0.16 mm2. The power consumption of the fabricated chip is 2.34 mW with a 1.8 V supply voltage. The measured peak signal-to-noise ratios (SNR) are 34 dB for 1.536 MHz (T-DMB), 26 dB for 5 MHz (UMTS), and 20 dB for 10 MHz (WiBro) bandwidths, respectively. This paper also covers the simple and robust digital I/Q demodulator which has been realized using a field programmable gate array (FPGA) for digital signal processing.",
keywords = "Bandpass, Digital demodulator, Discretetime, Sigma-delta modulation",
author = "Chanyong Jeong and Yonghwan Kim and Soo-Won Kim",
year = "2008",
month = "2",
day = "1",
doi = "10.1109/TCE.2008.4470019",
language = "English",
volume = "54",
pages = "25--32",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Efficient discrete-time bandpass sigma-delta modulator and digital I/Q demodulator for multistandard wireless applications

AU - Jeong, Chanyong

AU - Kim, Yonghwan

AU - Kim, Soo-Won

PY - 2008/2/1

Y1 - 2008/2/1

N2 - This paper presents an efficient discrete-time bandpass sigma-delta (∑Δ) modulator and digital in-phase/quadrature (I/Q) demodulator for multistandard wireless applications. The proposed bandpass ∑Δ modulator provides higher speed using advanced switched-capacitor resonators which are faster than the conventional ones. The test chip has been implemented in a 0.18 μm CMOS process and occupied with the active chip area of 0.16 mm2. The power consumption of the fabricated chip is 2.34 mW with a 1.8 V supply voltage. The measured peak signal-to-noise ratios (SNR) are 34 dB for 1.536 MHz (T-DMB), 26 dB for 5 MHz (UMTS), and 20 dB for 10 MHz (WiBro) bandwidths, respectively. This paper also covers the simple and robust digital I/Q demodulator which has been realized using a field programmable gate array (FPGA) for digital signal processing.

AB - This paper presents an efficient discrete-time bandpass sigma-delta (∑Δ) modulator and digital in-phase/quadrature (I/Q) demodulator for multistandard wireless applications. The proposed bandpass ∑Δ modulator provides higher speed using advanced switched-capacitor resonators which are faster than the conventional ones. The test chip has been implemented in a 0.18 μm CMOS process and occupied with the active chip area of 0.16 mm2. The power consumption of the fabricated chip is 2.34 mW with a 1.8 V supply voltage. The measured peak signal-to-noise ratios (SNR) are 34 dB for 1.536 MHz (T-DMB), 26 dB for 5 MHz (UMTS), and 20 dB for 10 MHz (WiBro) bandwidths, respectively. This paper also covers the simple and robust digital I/Q demodulator which has been realized using a field programmable gate array (FPGA) for digital signal processing.

KW - Bandpass

KW - Digital demodulator

KW - Discretetime

KW - Sigma-delta modulation

UR - http://www.scopus.com/inward/record.url?scp=41649103686&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=41649103686&partnerID=8YFLogxK

U2 - 10.1109/TCE.2008.4470019

DO - 10.1109/TCE.2008.4470019

M3 - Article

VL - 54

SP - 25

EP - 32

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 1

ER -