Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips

Byeong Doo Choi, Kang Sun Choi, Sung-Jea Ko, Aldo W. Morales

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

A real-time implementation of MPEG-4 audiovisual decoder using digital signal processing (DSP) and reduced instruction set computing (RISC) chips was presented. MPEG-4 modules were optimized using the seamless double buffering memory structure, the dual MAC applied for half pixel motion compensation (MC), and fast floating-to-integer conversion algorithm. The proposed embedded MPEG-4 implementation is suitable for a mobile multimedia device with power efficiency.

Original languageEnglish
Title of host publicationProceedings of the IEEE International Symposium on Consumer Electronics, ISCE
Pages246-247
Number of pages2
Publication statusPublished - 2003 Aug 18
Event2003 Digest of Technical Papers: International Conference on Consumer Electronics -
Duration: 2003 Jun 172003 Jun 19

Other

Other2003 Digest of Technical Papers: International Conference on Consumer Electronics
Period03/6/1703/6/19

Fingerprint

Reduced instruction set computing
Motion compensation
Digital signal processing
Pixels
Data storage equipment

Keywords

  • ENGL

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Choi, B. D., Choi, K. S., Ko, S-J., & Morales, A. W. (2003). Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips. In Proceedings of the IEEE International Symposium on Consumer Electronics, ISCE (pp. 246-247)

Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips. / Choi, Byeong Doo; Choi, Kang Sun; Ko, Sung-Jea; Morales, Aldo W.

Proceedings of the IEEE International Symposium on Consumer Electronics, ISCE. 2003. p. 246-247.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Choi, BD, Choi, KS, Ko, S-J & Morales, AW 2003, Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips. in Proceedings of the IEEE International Symposium on Consumer Electronics, ISCE. pp. 246-247, 2003 Digest of Technical Papers: International Conference on Consumer Electronics, 03/6/17.
Choi BD, Choi KS, Ko S-J, Morales AW. Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips. In Proceedings of the IEEE International Symposium on Consumer Electronics, ISCE. 2003. p. 246-247
Choi, Byeong Doo ; Choi, Kang Sun ; Ko, Sung-Jea ; Morales, Aldo W. / Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips. Proceedings of the IEEE International Symposium on Consumer Electronics, ISCE. 2003. pp. 246-247
@inproceedings{180a288c235540e98414ab0064afed16,
title = "Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips",
abstract = "A real-time implementation of MPEG-4 audiovisual decoder using digital signal processing (DSP) and reduced instruction set computing (RISC) chips was presented. MPEG-4 modules were optimized using the seamless double buffering memory structure, the dual MAC applied for half pixel motion compensation (MC), and fast floating-to-integer conversion algorithm. The proposed embedded MPEG-4 implementation is suitable for a mobile multimedia device with power efficiency.",
keywords = "ENGL",
author = "Choi, {Byeong Doo} and Choi, {Kang Sun} and Sung-Jea Ko and Morales, {Aldo W.}",
year = "2003",
month = "8",
day = "18",
language = "English",
pages = "246--247",
booktitle = "Proceedings of the IEEE International Symposium on Consumer Electronics, ISCE",

}

TY - GEN

T1 - Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips

AU - Choi, Byeong Doo

AU - Choi, Kang Sun

AU - Ko, Sung-Jea

AU - Morales, Aldo W.

PY - 2003/8/18

Y1 - 2003/8/18

N2 - A real-time implementation of MPEG-4 audiovisual decoder using digital signal processing (DSP) and reduced instruction set computing (RISC) chips was presented. MPEG-4 modules were optimized using the seamless double buffering memory structure, the dual MAC applied for half pixel motion compensation (MC), and fast floating-to-integer conversion algorithm. The proposed embedded MPEG-4 implementation is suitable for a mobile multimedia device with power efficiency.

AB - A real-time implementation of MPEG-4 audiovisual decoder using digital signal processing (DSP) and reduced instruction set computing (RISC) chips was presented. MPEG-4 modules were optimized using the seamless double buffering memory structure, the dual MAC applied for half pixel motion compensation (MC), and fast floating-to-integer conversion algorithm. The proposed embedded MPEG-4 implementation is suitable for a mobile multimedia device with power efficiency.

KW - ENGL

UR - http://www.scopus.com/inward/record.url?scp=0043135141&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0043135141&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0043135141

SP - 246

EP - 247

BT - Proceedings of the IEEE International Symposium on Consumer Electronics, ISCE

ER -