Energy-aware instruction cache design using small trace cache

J. M. Kim, S. W. Chung, C. H. Kim

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

An instruction cache consumes a significant amount of energy in modern microprocessors. Therefore energy efficiency as well as performance should be considered when designing instruction cache architecture, especially for embedded processors. The authors propose a new instruction cache architecture for reducing dynamic energy consumption with negligible performance degradation, unlike typical architecture-level approaches which reduce dynamic energy consumption by sacrificing performance. The proposed instruction cache is composed of two caches: a large main instruction cache and a small low-power trace cache (LPT-cache). When a request comes into the proposed cache, either main instruction cache or LPT-cache is only accessed by utilising the information from the modified branch target buffer which enables predictions with very high accuracy. The proposed technique reduces the dynamic energy consumption significantly by replacing the accesses to a large main instruction cache with those to a small LPT-cache. Simulation results show that the proposed technique reduces dynamic energy consumption by 14.6% on average with negligible performance degradation over the traditional instruction cache.

Original languageEnglish
Article numberICDTA6000004000004000293000001
Pages (from-to)293-305
Number of pages13
JournalIET Computers and Digital Techniques
Volume4
Issue number4
DOIs
Publication statusPublished - 2010 Jul

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Energy-aware instruction cache design using small trace cache'. Together they form a unique fingerprint.

  • Cite this