Energy-effective instruction fetch unit for embedded processors

Hong Kim Cheol; Intae Hwang; Changhyeon Chae; Daewon Choi; Taejin Jung; Woo Chung Sung

doi:10.1109/ccnc08.2007.168

Energy-effective instruction fetch unit for embedded processors

Hong Kim Cheol, Intae Hwang, Changhyeon Chae, Daewon Choi, Taejin Jung, Woo Chung Sung

Department of Computer Science and Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

For energy-aware embedded and mobile processors, this paper proposes a new energy-effective design of the instruction fetch unit that exploits the fact that the peraccess energy consumption decreases as the cache size decreases.

Original language	English
Title of host publication	2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008
Pages	734-735
Number of pages	2
DOIs	https://doi.org/10.1109/ccnc08.2007.168
Publication status	Published - 2008
Event	2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008 - Las Vegas, NV, United States Duration: 2008 Jan 10 → 2008 Jan 12

Publication series

Name	2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008

Other

Other	2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008
Country	United States
City	Las Vegas, NV
Period	08/1/10 → 08/1/12

ASJC Scopus subject areas

Computer Networks and Communications
Software

UN SDGs

This output contributes to the following Sustainable Development Goal(s)

Access to Document

10.1109/ccnc08.2007.168

Fingerprint Dive into the research topics of 'Energy-effective instruction fetch unit for embedded processors'. Together they form a unique fingerprint.

Cite this

Energy-effective instruction fetch unit for embedded processors. / Cheol, Hong Kim; Hwang, Intae; Chae, Changhyeon; Choi, Daewon; Jung, Taejin; Sung, Woo Chung.

2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008. 2008. p. 734-735 4446466 (2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Cheol, HK, Hwang, I, Chae, C, Choi, D, Jung, T & Sung, WC 2008, Energy-effective instruction fetch unit for embedded processors. in 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008., 4446466, 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008, pp. 734-735, 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008, Las Vegas, NV, United States, 08/1/10. https://doi.org/10.1109/ccnc08.2007.168

@inproceedings{e826d44912904ba4bcca0f50eec06de7,

title = "Energy-effective instruction fetch unit for embedded processors",

abstract = "For energy-aware embedded and mobile processors, this paper proposes a new energy-effective design of the instruction fetch unit that exploits the fact that the peraccess energy consumption decreases as the cache size decreases.",

author = "Cheol, {Hong Kim} and Intae Hwang and Changhyeon Chae and Daewon Choi and Taejin Jung and Sung, {Woo Chung}",

year = "2008",

doi = "10.1109/ccnc08.2007.168",

language = "English",

isbn = "1424414571",

series = "2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008",

pages = "734--735",

booktitle = "2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008",

note = "2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008 ; Conference date: 10-01-2008 Through 12-01-2008",

}

TY - GEN

T1 - Energy-effective instruction fetch unit for embedded processors

AU - Cheol, Hong Kim

AU - Hwang, Intae

AU - Chae, Changhyeon

AU - Choi, Daewon

AU - Jung, Taejin

AU - Sung, Woo Chung

PY - 2008

Y1 - 2008

N2 - For energy-aware embedded and mobile processors, this paper proposes a new energy-effective design of the instruction fetch unit that exploits the fact that the peraccess energy consumption decreases as the cache size decreases.

AB - For energy-aware embedded and mobile processors, this paper proposes a new energy-effective design of the instruction fetch unit that exploits the fact that the peraccess energy consumption decreases as the cache size decreases.

UR - http://www.scopus.com/inward/record.url?scp=51949110321&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51949110321&partnerID=8YFLogxK

U2 - 10.1109/ccnc08.2007.168

DO - 10.1109/ccnc08.2007.168

M3 - Conference contribution

AN - SCOPUS:51949110321

SN - 1424414571

SN - 9781424414574

T3 - 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008

SP - 734

EP - 735

BT - 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008

T2 - 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008

Y2 - 10 January 2008 through 12 January 2008

ER -

Energy-effective instruction fetch unit for embedded processors

Abstract

Publication series

Other

ASJC Scopus subject areas

UN SDGs

Access to Document

Other files and links

Cite this