Energy-effective instruction fetch unit for embedded processors

Hong Kim Cheol, Intae Hwang, Changhyeon Chae, Daewon Choi, Taejin Jung, Sung Woo Jung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

For energy-aware embedded and mobile processors, this paper proposes a new energy-effective design of the instruction fetch unit that exploits the fact that the peraccess energy consumption decreases as the cache size decreases.

Original languageEnglish
Title of host publication2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008
Pages734-735
Number of pages2
DOIs
Publication statusPublished - 2008 Sep 23
Event2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008 - Las Vegas, NV, United States
Duration: 2008 Jan 102008 Jan 12

Other

Other2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008
CountryUnited States
CityLas Vegas, NV
Period08/1/1008/1/12

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Software

Fingerprint Dive into the research topics of 'Energy-effective instruction fetch unit for embedded processors'. Together they form a unique fingerprint.

  • Cite this

    Cheol, H. K., Hwang, I., Chae, C., Choi, D., Jung, T., & Jung, S. W. (2008). Energy-effective instruction fetch unit for embedded processors. In 2008 5th IEEE Consumer Communications and Networking Conference, CCNC 2008 (pp. 734-735). [4446466] https://doi.org/10.1109/ccnc08.2007.168