Energy-Efficient DRAM selective refresh technique with page residence in a memory hierarchy of hardware-managed TLB

Miseon Han, Yeoul Na, Dongha Jung, Hokyoon Lee, Seon Wook Kim, Youngsun Han

Research output: Contribution to journalArticle

Abstract

A memory controller refreshes DRAM rows periodically in order to prevent DRAM cells from losing data over time. Refreshes consume a large amount of energy, and the problem becomes worse with the future larger DRAM capacity. Previously proposed selective refreshing techniques are either conservative in exploiting the opportunity or expensive in terms of required implementation overhead. In this paper, we propose a novel DRAM selective refresh technique by using page residence in a memory hierarchy of hardware-managed TLB. Our technique maximizes the opportunity to optimize refreshing by activating/deactivating refreshes for DRAM pages when their PTEs are inserted to/evicted from TLB or data caches, while the implementation cost is minimized by slightly extending the existing infrastructure. Our experiment shows that the proposed technique can reduce DRAM refresh power 43.6% on average and EDP 3.5% with small amount of hardware overhead.

Original languageEnglish
Pages (from-to)170-182
Number of pages13
JournalIEICE Transactions on Electronics
VolumeE101C
Issue number3
DOIs
Publication statusPublished - 2018 Mar 1

Fingerprint

Dynamic random access storage
Computer hardware
Data storage equipment
Hardware
Controllers
Costs
Experiments

Keywords

  • DRAM
  • EDP
  • Power Reduction
  • Selective Refresh

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Energy-Efficient DRAM selective refresh technique with page residence in a memory hierarchy of hardware-managed TLB. / Han, Miseon; Na, Yeoul; Jung, Dongha; Lee, Hokyoon; Kim, Seon Wook; Han, Youngsun.

In: IEICE Transactions on Electronics, Vol. E101C, No. 3, 01.03.2018, p. 170-182.

Research output: Contribution to journalArticle

Han, Miseon ; Na, Yeoul ; Jung, Dongha ; Lee, Hokyoon ; Kim, Seon Wook ; Han, Youngsun. / Energy-Efficient DRAM selective refresh technique with page residence in a memory hierarchy of hardware-managed TLB. In: IEICE Transactions on Electronics. 2018 ; Vol. E101C, No. 3. pp. 170-182.
@article{7d4c78b4922c4c1796b36e6586350ca1,
title = "Energy-Efficient DRAM selective refresh technique with page residence in a memory hierarchy of hardware-managed TLB",
abstract = "A memory controller refreshes DRAM rows periodically in order to prevent DRAM cells from losing data over time. Refreshes consume a large amount of energy, and the problem becomes worse with the future larger DRAM capacity. Previously proposed selective refreshing techniques are either conservative in exploiting the opportunity or expensive in terms of required implementation overhead. In this paper, we propose a novel DRAM selective refresh technique by using page residence in a memory hierarchy of hardware-managed TLB. Our technique maximizes the opportunity to optimize refreshing by activating/deactivating refreshes for DRAM pages when their PTEs are inserted to/evicted from TLB or data caches, while the implementation cost is minimized by slightly extending the existing infrastructure. Our experiment shows that the proposed technique can reduce DRAM refresh power 43.6{\%} on average and EDP 3.5{\%} with small amount of hardware overhead.",
keywords = "DRAM, EDP, Power Reduction, Selective Refresh",
author = "Miseon Han and Yeoul Na and Dongha Jung and Hokyoon Lee and Kim, {Seon Wook} and Youngsun Han",
year = "2018",
month = "3",
day = "1",
doi = "10.1587/transele.E101.C.170",
language = "English",
volume = "E101C",
pages = "170--182",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "3",

}

TY - JOUR

T1 - Energy-Efficient DRAM selective refresh technique with page residence in a memory hierarchy of hardware-managed TLB

AU - Han, Miseon

AU - Na, Yeoul

AU - Jung, Dongha

AU - Lee, Hokyoon

AU - Kim, Seon Wook

AU - Han, Youngsun

PY - 2018/3/1

Y1 - 2018/3/1

N2 - A memory controller refreshes DRAM rows periodically in order to prevent DRAM cells from losing data over time. Refreshes consume a large amount of energy, and the problem becomes worse with the future larger DRAM capacity. Previously proposed selective refreshing techniques are either conservative in exploiting the opportunity or expensive in terms of required implementation overhead. In this paper, we propose a novel DRAM selective refresh technique by using page residence in a memory hierarchy of hardware-managed TLB. Our technique maximizes the opportunity to optimize refreshing by activating/deactivating refreshes for DRAM pages when their PTEs are inserted to/evicted from TLB or data caches, while the implementation cost is minimized by slightly extending the existing infrastructure. Our experiment shows that the proposed technique can reduce DRAM refresh power 43.6% on average and EDP 3.5% with small amount of hardware overhead.

AB - A memory controller refreshes DRAM rows periodically in order to prevent DRAM cells from losing data over time. Refreshes consume a large amount of energy, and the problem becomes worse with the future larger DRAM capacity. Previously proposed selective refreshing techniques are either conservative in exploiting the opportunity or expensive in terms of required implementation overhead. In this paper, we propose a novel DRAM selective refresh technique by using page residence in a memory hierarchy of hardware-managed TLB. Our technique maximizes the opportunity to optimize refreshing by activating/deactivating refreshes for DRAM pages when their PTEs are inserted to/evicted from TLB or data caches, while the implementation cost is minimized by slightly extending the existing infrastructure. Our experiment shows that the proposed technique can reduce DRAM refresh power 43.6% on average and EDP 3.5% with small amount of hardware overhead.

KW - DRAM

KW - EDP

KW - Power Reduction

KW - Selective Refresh

UR - http://www.scopus.com/inward/record.url?scp=85044263847&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85044263847&partnerID=8YFLogxK

U2 - 10.1587/transele.E101.C.170

DO - 10.1587/transele.E101.C.170

M3 - Article

AN - SCOPUS:85044263847

VL - E101C

SP - 170

EP - 182

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 3

ER -