Energy-Efficient DRAM selective refresh technique with page residence in a memory hierarchy of hardware-managed TLB

Miseon Han, Yeoul Na, Dongha Jung, Hokyoon Lee, Seon Wook Kim, Youngsun Han

Research output: Contribution to journalArticlepeer-review

Abstract

A memory controller refreshes DRAM rows periodically in order to prevent DRAM cells from losing data over time. Refreshes consume a large amount of energy, and the problem becomes worse with the future larger DRAM capacity. Previously proposed selective refreshing techniques are either conservative in exploiting the opportunity or expensive in terms of required implementation overhead. In this paper, we propose a novel DRAM selective refresh technique by using page residence in a memory hierarchy of hardware-managed TLB. Our technique maximizes the opportunity to optimize refreshing by activating/deactivating refreshes for DRAM pages when their PTEs are inserted to/evicted from TLB or data caches, while the implementation cost is minimized by slightly extending the existing infrastructure. Our experiment shows that the proposed technique can reduce DRAM refresh power 43.6% on average and EDP 3.5% with small amount of hardware overhead.

Original languageEnglish
Pages (from-to)170-182
Number of pages13
JournalIEICE Transactions on Electronics
VolumeE101C
Issue number3
DOIs
Publication statusPublished - 2018 Mar 1

Keywords

  • DRAM
  • EDP
  • Power Reduction
  • Selective Refresh

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Energy-Efficient DRAM selective refresh technique with page residence in a memory hierarchy of hardware-managed TLB'. Together they form a unique fingerprint.

Cite this