Energy-efficient hardware architecture and VLSI implementation of a polyphase channelizer with applications to subband adaptive filtering

Yongtao Wang, Hamid Mahmoodi, Lih Yih Chiou, Hunsoo Choo, Jongsun Park, Woopyo Jeong, Kaushik Roy

Research output: Contribution to journalArticle

9 Citations (Scopus)


Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementation of polyphase channelizer, integrating algorithmic, architectural and circuit level design techniques. At algorithm level, low complexity polyphase channelizer architecture is derived using multirate signal processing approach. To reduce the computational complexity in polyphase filters, computation sharing differential coefficient (CSDC) method is effectively used as an architectural level technique. The main idea of CSDC is to combine the strength of augmented differential coefficient method and subexpression sharing. Efficient circuit-level techniques: low power commutator implementation, dual-VDD scheme and novel level-converting flip-flop (LCFF), are also used to further reduce the power dissipation. The proposed polyphase channelizer consumes 352 mW power with throughput of 480 million samples per second (MSPS). A test chip has been fabricated in 0.18 μm CMOS technology and its functionality is verified. Chip measurement results show that the dual-VDD implementation achieves a total power saving of 2.7 X.

Original languageEnglish
Pages (from-to)125-137
Number of pages13
JournalJournal of Signal Processing Systems
Issue number2
Publication statusPublished - 2010 Feb 1



  • Hardware architecture
  • Low power design
  • Multirate system
  • Polyphase channelizer
  • Very large scale integration (VLSI)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Information Systems
  • Signal Processing
  • Theoretical Computer Science
  • Control and Systems Engineering
  • Modelling and Simulation

Cite this