Energy-efficient hardware architecture and VLSI implementation of a polyphase channelizer with applications to subband adaptive filtering

Yongtao Wang, Hamid Mahmoodi, Lih Yih Chiou, Hunsoo Choo, Jongsun Park, Woopyo Jeong, Kaushik Roy

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementation of polyphase channelizer, integrating algorithmic, architectural and circuit level design techniques. At algorithm level, low complexity polyphase channelizer architecture is derived using multirate signal processing approach. To reduce the computational complexity in polyphase filters, computation sharing differential coefficient (CSDC) method is effectively used as an architectural level technique. The main idea of CSDC is to combine the strength of augmented differential coefficient method and subexpression sharing. Efficient circuit-level techniques: low power commutator implementation, dual-VDD scheme and novel level-converting flip-flop (LCFF), are also used to further reduce the power dissipation. The proposed polyphase channelizer consumes 352 mW power with throughput of 480 million samples per second (MSPS). A test chip has been fabricated in 0.18 μm CMOS technology and its functionality is verified. Chip measurement results show that the dual-VDD implementation achieves a total power saving of 2.7 X.

Original languageEnglish
Pages (from-to)125-137
Number of pages13
JournalJournal of Signal Processing Systems
Volume58
Issue number2
DOIs
Publication statusPublished - 2010 Feb 1

Fingerprint

Adaptive Filtering
Adaptive filtering
Hardware Architecture
Energy Efficient
Sharing
Hardware
Electric commutators
Networks (circuits)
Flip flop circuits
Chip
Coefficient
Computational complexity
Energy dissipation
Signal processing
Power Saving
Throughput
Flip
Commutator
Low Complexity
Signal Processing

Keywords

  • Hardware architecture
  • Low power design
  • Multirate system
  • Polyphase channelizer
  • Very large scale integration (VLSI)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Information Systems
  • Signal Processing
  • Theoretical Computer Science
  • Control and Systems Engineering
  • Modelling and Simulation

Cite this

Energy-efficient hardware architecture and VLSI implementation of a polyphase channelizer with applications to subband adaptive filtering. / Wang, Yongtao; Mahmoodi, Hamid; Chiou, Lih Yih; Choo, Hunsoo; Park, Jongsun; Jeong, Woopyo; Roy, Kaushik.

In: Journal of Signal Processing Systems, Vol. 58, No. 2, 01.02.2010, p. 125-137.

Research output: Contribution to journalArticle

Wang, Yongtao ; Mahmoodi, Hamid ; Chiou, Lih Yih ; Choo, Hunsoo ; Park, Jongsun ; Jeong, Woopyo ; Roy, Kaushik. / Energy-efficient hardware architecture and VLSI implementation of a polyphase channelizer with applications to subband adaptive filtering. In: Journal of Signal Processing Systems. 2010 ; Vol. 58, No. 2. pp. 125-137.
@article{589ee06d3d9f4a0097f2bfeafb612f77,
title = "Energy-efficient hardware architecture and VLSI implementation of a polyphase channelizer with applications to subband adaptive filtering",
abstract = "Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementation of polyphase channelizer, integrating algorithmic, architectural and circuit level design techniques. At algorithm level, low complexity polyphase channelizer architecture is derived using multirate signal processing approach. To reduce the computational complexity in polyphase filters, computation sharing differential coefficient (CSDC) method is effectively used as an architectural level technique. The main idea of CSDC is to combine the strength of augmented differential coefficient method and subexpression sharing. Efficient circuit-level techniques: low power commutator implementation, dual-VDD scheme and novel level-converting flip-flop (LCFF), are also used to further reduce the power dissipation. The proposed polyphase channelizer consumes 352 mW power with throughput of 480 million samples per second (MSPS). A test chip has been fabricated in 0.18 μm CMOS technology and its functionality is verified. Chip measurement results show that the dual-VDD implementation achieves a total power saving of 2.7 X.",
keywords = "Hardware architecture, Low power design, Multirate system, Polyphase channelizer, Very large scale integration (VLSI)",
author = "Yongtao Wang and Hamid Mahmoodi and Chiou, {Lih Yih} and Hunsoo Choo and Jongsun Park and Woopyo Jeong and Kaushik Roy",
year = "2010",
month = "2",
day = "1",
doi = "10.1007/s11265-008-0323-2",
language = "English",
volume = "58",
pages = "125--137",
journal = "Journal of Signal Processing Systems",
issn = "1939-8018",
publisher = "Springer New York",
number = "2",

}

TY - JOUR

T1 - Energy-efficient hardware architecture and VLSI implementation of a polyphase channelizer with applications to subband adaptive filtering

AU - Wang, Yongtao

AU - Mahmoodi, Hamid

AU - Chiou, Lih Yih

AU - Choo, Hunsoo

AU - Park, Jongsun

AU - Jeong, Woopyo

AU - Roy, Kaushik

PY - 2010/2/1

Y1 - 2010/2/1

N2 - Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementation of polyphase channelizer, integrating algorithmic, architectural and circuit level design techniques. At algorithm level, low complexity polyphase channelizer architecture is derived using multirate signal processing approach. To reduce the computational complexity in polyphase filters, computation sharing differential coefficient (CSDC) method is effectively used as an architectural level technique. The main idea of CSDC is to combine the strength of augmented differential coefficient method and subexpression sharing. Efficient circuit-level techniques: low power commutator implementation, dual-VDD scheme and novel level-converting flip-flop (LCFF), are also used to further reduce the power dissipation. The proposed polyphase channelizer consumes 352 mW power with throughput of 480 million samples per second (MSPS). A test chip has been fabricated in 0.18 μm CMOS technology and its functionality is verified. Chip measurement results show that the dual-VDD implementation achieves a total power saving of 2.7 X.

AB - Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementation of polyphase channelizer, integrating algorithmic, architectural and circuit level design techniques. At algorithm level, low complexity polyphase channelizer architecture is derived using multirate signal processing approach. To reduce the computational complexity in polyphase filters, computation sharing differential coefficient (CSDC) method is effectively used as an architectural level technique. The main idea of CSDC is to combine the strength of augmented differential coefficient method and subexpression sharing. Efficient circuit-level techniques: low power commutator implementation, dual-VDD scheme and novel level-converting flip-flop (LCFF), are also used to further reduce the power dissipation. The proposed polyphase channelizer consumes 352 mW power with throughput of 480 million samples per second (MSPS). A test chip has been fabricated in 0.18 μm CMOS technology and its functionality is verified. Chip measurement results show that the dual-VDD implementation achieves a total power saving of 2.7 X.

KW - Hardware architecture

KW - Low power design

KW - Multirate system

KW - Polyphase channelizer

KW - Very large scale integration (VLSI)

UR - http://www.scopus.com/inward/record.url?scp=77951209305&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951209305&partnerID=8YFLogxK

U2 - 10.1007/s11265-008-0323-2

DO - 10.1007/s11265-008-0323-2

M3 - Article

VL - 58

SP - 125

EP - 137

JO - Journal of Signal Processing Systems

JF - Journal of Signal Processing Systems

SN - 1939-8018

IS - 2

ER -