ESD protection circuit with an improved ESD capability for input or output circuit protection

Min Chul Jung, Sang Joon Hawng, Man Young Sung, Ey Goo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated stages for input or output protection. The ESD protection circuits for input pad and output pad were implemented from the proposed ESD protection circuit. The realized protection circuits for input pad and output pad have been simulated by HSPICE and approved the improved ESD capability.

Original languageEnglish
Title of host publicationMidwest Symposium on Circuits and Systems
Pages468-471
Number of pages4
Volume2005
DOIs
Publication statusPublished - 2005 Dec 1
Event2005 IEEE International 48th Midwest Symposium on Circuits and Systems, MWSCAS 2005 - Cincinnati, OH, United States
Duration: 2005 Aug 72005 Aug 10

Other

Other2005 IEEE International 48th Midwest Symposium on Circuits and Systems, MWSCAS 2005
CountryUnited States
CityCincinnati, OH
Period05/8/705/8/10

Fingerprint

Electrostatic discharge
Networks (circuits)
Oxides

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Jung, M. C., Hawng, S. J., Sung, M. Y., & Kang, E. G. (2005). ESD protection circuit with an improved ESD capability for input or output circuit protection. In Midwest Symposium on Circuits and Systems (Vol. 2005, pp. 468-471). [1594139] https://doi.org/10.1109/MWSCAS.2005.1594139

ESD protection circuit with an improved ESD capability for input or output circuit protection. / Jung, Min Chul; Hawng, Sang Joon; Sung, Man Young; Kang, Ey Goo.

Midwest Symposium on Circuits and Systems. Vol. 2005 2005. p. 468-471 1594139.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jung, MC, Hawng, SJ, Sung, MY & Kang, EG 2005, ESD protection circuit with an improved ESD capability for input or output circuit protection. in Midwest Symposium on Circuits and Systems. vol. 2005, 1594139, pp. 468-471, 2005 IEEE International 48th Midwest Symposium on Circuits and Systems, MWSCAS 2005, Cincinnati, OH, United States, 05/8/7. https://doi.org/10.1109/MWSCAS.2005.1594139
Jung MC, Hawng SJ, Sung MY, Kang EG. ESD protection circuit with an improved ESD capability for input or output circuit protection. In Midwest Symposium on Circuits and Systems. Vol. 2005. 2005. p. 468-471. 1594139 https://doi.org/10.1109/MWSCAS.2005.1594139
Jung, Min Chul ; Hawng, Sang Joon ; Sung, Man Young ; Kang, Ey Goo. / ESD protection circuit with an improved ESD capability for input or output circuit protection. Midwest Symposium on Circuits and Systems. Vol. 2005 2005. pp. 468-471
@inproceedings{f50097f7956b404c8f90b87bf663a0b7,
title = "ESD protection circuit with an improved ESD capability for input or output circuit protection",
abstract = "An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated stages for input or output protection. The ESD protection circuits for input pad and output pad were implemented from the proposed ESD protection circuit. The realized protection circuits for input pad and output pad have been simulated by HSPICE and approved the improved ESD capability.",
author = "Jung, {Min Chul} and Hawng, {Sang Joon} and Sung, {Man Young} and Kang, {Ey Goo}",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/MWSCAS.2005.1594139",
language = "English",
isbn = "0780391977",
volume = "2005",
pages = "468--471",
booktitle = "Midwest Symposium on Circuits and Systems",

}

TY - GEN

T1 - ESD protection circuit with an improved ESD capability for input or output circuit protection

AU - Jung, Min Chul

AU - Hawng, Sang Joon

AU - Sung, Man Young

AU - Kang, Ey Goo

PY - 2005/12/1

Y1 - 2005/12/1

N2 - An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated stages for input or output protection. The ESD protection circuits for input pad and output pad were implemented from the proposed ESD protection circuit. The realized protection circuits for input pad and output pad have been simulated by HSPICE and approved the improved ESD capability.

AB - An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated stages for input or output protection. The ESD protection circuits for input pad and output pad were implemented from the proposed ESD protection circuit. The realized protection circuits for input pad and output pad have been simulated by HSPICE and approved the improved ESD capability.

UR - http://www.scopus.com/inward/record.url?scp=33847133520&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33847133520&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2005.1594139

DO - 10.1109/MWSCAS.2005.1594139

M3 - Conference contribution

AN - SCOPUS:33847133520

SN - 0780391977

SN - 9780780391970

VL - 2005

SP - 468

EP - 471

BT - Midwest Symposium on Circuits and Systems

ER -