ESD protection circuit with separated GGNMOS segment for input protection

Sang Joon Hwang, Chang Hun Lee, Min Chul Jung, Man Young Sung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated segment for input protection. The ESD protection circuit for input protection was implemented from the proposed ESD protection circuit. The GGNMOS applied to separated segment has been simulated by DESSIS of TCAD for thermal characteristic with human body model (HBM) pulse and realized the protection circuit for input protection has been simulated by HSPICE.

Original languageEnglish
Title of host publication2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC
Pages511-514
Number of pages4
DOIs
Publication statusPublished - 2006 Dec 1
Event2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC - Howloon, Hong Kong
Duration: 2005 Dec 192005 Dec 21

Other

Other2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC
CountryHong Kong
CityHowloon
Period05/12/1905/12/21

Fingerprint

Electrostatic discharge
Networks (circuits)
Oxides

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Hwang, S. J., Lee, C. H., Jung, M. C., & Sung, M. Y. (2006). ESD protection circuit with separated GGNMOS segment for input protection. In 2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC (pp. 511-514). [1635320] https://doi.org/10.1109/EDSSC.2005.1635320

ESD protection circuit with separated GGNMOS segment for input protection. / Hwang, Sang Joon; Lee, Chang Hun; Jung, Min Chul; Sung, Man Young.

2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC. 2006. p. 511-514 1635320.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hwang, SJ, Lee, CH, Jung, MC & Sung, MY 2006, ESD protection circuit with separated GGNMOS segment for input protection. in 2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC., 1635320, pp. 511-514, 2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC, Howloon, Hong Kong, 05/12/19. https://doi.org/10.1109/EDSSC.2005.1635320
Hwang SJ, Lee CH, Jung MC, Sung MY. ESD protection circuit with separated GGNMOS segment for input protection. In 2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC. 2006. p. 511-514. 1635320 https://doi.org/10.1109/EDSSC.2005.1635320
Hwang, Sang Joon ; Lee, Chang Hun ; Jung, Min Chul ; Sung, Man Young. / ESD protection circuit with separated GGNMOS segment for input protection. 2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC. 2006. pp. 511-514
@inproceedings{4094e3db09814a618e50b5c3ac78ec48,
title = "ESD protection circuit with separated GGNMOS segment for input protection",
abstract = "An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated segment for input protection. The ESD protection circuit for input protection was implemented from the proposed ESD protection circuit. The GGNMOS applied to separated segment has been simulated by DESSIS of TCAD for thermal characteristic with human body model (HBM) pulse and realized the protection circuit for input protection has been simulated by HSPICE.",
author = "Hwang, {Sang Joon} and Lee, {Chang Hun} and Jung, {Min Chul} and Sung, {Man Young}",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/EDSSC.2005.1635320",
language = "English",
isbn = "0780393392",
pages = "511--514",
booktitle = "2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC",

}

TY - GEN

T1 - ESD protection circuit with separated GGNMOS segment for input protection

AU - Hwang, Sang Joon

AU - Lee, Chang Hun

AU - Jung, Min Chul

AU - Sung, Man Young

PY - 2006/12/1

Y1 - 2006/12/1

N2 - An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated segment for input protection. The ESD protection circuit for input protection was implemented from the proposed ESD protection circuit. The GGNMOS applied to separated segment has been simulated by DESSIS of TCAD for thermal characteristic with human body model (HBM) pulse and realized the protection circuit for input protection has been simulated by HSPICE.

AB - An ESD protection circuit in chip level protection is proposed as the electrostatic discharge (ESD) clamping circuit such as thick field oxide (TFO), grounded gate MOS (GGNMOS) and separated segment for input protection. The ESD protection circuit for input protection was implemented from the proposed ESD protection circuit. The GGNMOS applied to separated segment has been simulated by DESSIS of TCAD for thermal characteristic with human body model (HBM) pulse and realized the protection circuit for input protection has been simulated by HSPICE.

UR - http://www.scopus.com/inward/record.url?scp=43549111566&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43549111566&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2005.1635320

DO - 10.1109/EDSSC.2005.1635320

M3 - Conference contribution

AN - SCOPUS:43549111566

SN - 0780393392

SN - 9780780393394

SP - 511

EP - 514

BT - 2005 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC

ER -