Fast-locking phase-error compensation technique in PLL

Bumsoo Lee, Chan Hui Jung, Se Chun Park, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This work represents a phase-locked loop (PLL) which has fast locking time. The proposed phase-error compensation technique is conducted by delay cells and switches used for compensating phase-error during frequency hop. And a conventional digital discriminator aided phase detector (DAPD) is used for lock detector. The DAPD continuously detects the phase difference and enlarges the bandwidth of PLL by changing the charge pump currents, loop filter. During the frequency tracking with wide bandwidth, phase-error compensation block adjust the delay of output of programmable divider by the polarity of phase-error The proposed technique is incorporated in the design of a 1.55-GHz PLL. Simulated in the Dongbu 0.11-μm CMOS technology, the whole PLL dissipates 0.97mW from 1.2-V supply. The measured settling time, 1.5-μs, is improved compared to bandwidth switching technique.

Original languageEnglish
Title of host publicationICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings
DOIs
Publication statusPublished - 2012 Dec 1
Event2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012 - Xi'an, China
Duration: 2012 Oct 292012 Nov 1

Other

Other2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012
CountryChina
CityXi'an
Period12/10/2912/11/1

Fingerprint

Error compensation
Phase locked loops
Discriminators
Detectors
Bandwidth
Switches
Pumps

ASJC Scopus subject areas

  • Human-Computer Interaction
  • Electrical and Electronic Engineering

Cite this

Lee, B., Jung, C. H., Park, S. C., & Kim, S-W. (2012). Fast-locking phase-error compensation technique in PLL. In ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings [6467809] https://doi.org/10.1109/ICSICT.2012.6467809

Fast-locking phase-error compensation technique in PLL. / Lee, Bumsoo; Jung, Chan Hui; Park, Se Chun; Kim, Soo-Won.

ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings. 2012. 6467809.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lee, B, Jung, CH, Park, SC & Kim, S-W 2012, Fast-locking phase-error compensation technique in PLL. in ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings., 6467809, 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012, Xi'an, China, 12/10/29. https://doi.org/10.1109/ICSICT.2012.6467809
Lee B, Jung CH, Park SC, Kim S-W. Fast-locking phase-error compensation technique in PLL. In ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings. 2012. 6467809 https://doi.org/10.1109/ICSICT.2012.6467809
Lee, Bumsoo ; Jung, Chan Hui ; Park, Se Chun ; Kim, Soo-Won. / Fast-locking phase-error compensation technique in PLL. ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings. 2012.
@inproceedings{01dedb1494684dd1804d2b17088275d9,
title = "Fast-locking phase-error compensation technique in PLL",
abstract = "This work represents a phase-locked loop (PLL) which has fast locking time. The proposed phase-error compensation technique is conducted by delay cells and switches used for compensating phase-error during frequency hop. And a conventional digital discriminator aided phase detector (DAPD) is used for lock detector. The DAPD continuously detects the phase difference and enlarges the bandwidth of PLL by changing the charge pump currents, loop filter. During the frequency tracking with wide bandwidth, phase-error compensation block adjust the delay of output of programmable divider by the polarity of phase-error The proposed technique is incorporated in the design of a 1.55-GHz PLL. Simulated in the Dongbu 0.11-μm CMOS technology, the whole PLL dissipates 0.97mW from 1.2-V supply. The measured settling time, 1.5-μs, is improved compared to bandwidth switching technique.",
author = "Bumsoo Lee and Jung, {Chan Hui} and Park, {Se Chun} and Soo-Won Kim",
year = "2012",
month = "12",
day = "1",
doi = "10.1109/ICSICT.2012.6467809",
language = "English",
isbn = "9781467324724",
booktitle = "ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",

}

TY - GEN

T1 - Fast-locking phase-error compensation technique in PLL

AU - Lee, Bumsoo

AU - Jung, Chan Hui

AU - Park, Se Chun

AU - Kim, Soo-Won

PY - 2012/12/1

Y1 - 2012/12/1

N2 - This work represents a phase-locked loop (PLL) which has fast locking time. The proposed phase-error compensation technique is conducted by delay cells and switches used for compensating phase-error during frequency hop. And a conventional digital discriminator aided phase detector (DAPD) is used for lock detector. The DAPD continuously detects the phase difference and enlarges the bandwidth of PLL by changing the charge pump currents, loop filter. During the frequency tracking with wide bandwidth, phase-error compensation block adjust the delay of output of programmable divider by the polarity of phase-error The proposed technique is incorporated in the design of a 1.55-GHz PLL. Simulated in the Dongbu 0.11-μm CMOS technology, the whole PLL dissipates 0.97mW from 1.2-V supply. The measured settling time, 1.5-μs, is improved compared to bandwidth switching technique.

AB - This work represents a phase-locked loop (PLL) which has fast locking time. The proposed phase-error compensation technique is conducted by delay cells and switches used for compensating phase-error during frequency hop. And a conventional digital discriminator aided phase detector (DAPD) is used for lock detector. The DAPD continuously detects the phase difference and enlarges the bandwidth of PLL by changing the charge pump currents, loop filter. During the frequency tracking with wide bandwidth, phase-error compensation block adjust the delay of output of programmable divider by the polarity of phase-error The proposed technique is incorporated in the design of a 1.55-GHz PLL. Simulated in the Dongbu 0.11-μm CMOS technology, the whole PLL dissipates 0.97mW from 1.2-V supply. The measured settling time, 1.5-μs, is improved compared to bandwidth switching technique.

UR - http://www.scopus.com/inward/record.url?scp=84874867382&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874867382&partnerID=8YFLogxK

U2 - 10.1109/ICSICT.2012.6467809

DO - 10.1109/ICSICT.2012.6467809

M3 - Conference contribution

AN - SCOPUS:84874867382

SN - 9781467324724

BT - ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings

ER -