Gram-schmidt tailed high-throughput QR decomposition architecture for MIMO detector

Dongyeob Shin; Ji Hwan Yoon; Jongsun Park; Woong Choi

doi:10.1109/ISOCC.2014.7087639

Gram-schmidt tailed high-throughput QR decomposition architecture for MIMO detector

Dongyeob Shin, Ji Hwan Yoon, Jongsun Park, Woong Choi

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

This paper proposes a high-speed and low latency QR decomposition (QRD) architecture. In the proposed QRD architecture, two QRD algorihms, the CORDIC-based algorithm and Gram-Schmidt, is effectively combined together to reduce hardware latency. The experimental results show that the proposed architecture implemented with Samsung 0.13 um technology achieves 16.7 % speed-up over the conventional Givens rotation-based architecture with only 5.9% area overhead for 4 × 4 matrix decomposition.

Original language	English
Title of host publication	ISOCC 2014 - International SoC Design Conference
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	264-265
Number of pages	2
ISBN (Print)	9781479951260
DOIs	https://doi.org/10.1109/ISOCC.2014.7087639
Publication status	Published - 2015 Apr 16
Event	11th International SoC Design Conference, ISOCC 2014 - Jeju, Korea, Republic of Duration: 2014 Nov 3 → 2014 Nov 6

Other

Other	11th International SoC Design Conference, ISOCC 2014
Country	Korea, Republic of
City	Jeju
Period	14/11/3 → 14/11/6

Keywords

Givens rotation
Gram-schmidt
multiple-input-multiple-output (MIMO)
QR decomposition (QRD)
very large scale integration (VLSI)

ASJC Scopus subject areas

Hardware and Architecture

Access to Document

10.1109/ISOCC.2014.7087639

Fingerprint Dive into the research topics of 'Gram-schmidt tailed high-throughput QR decomposition architecture for MIMO detector'. Together they form a unique fingerprint.

Cite this

Shin, D., Yoon, J. H., Park, J., & Choi, W. (2015). Gram-schmidt tailed high-throughput QR decomposition architecture for MIMO detector. In ISOCC 2014 - International SoC Design Conference (pp. 264-265). [7087639] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2014.7087639

Shin, D, Yoon, JH, Park, J & Choi, W 2015, Gram-schmidt tailed high-throughput QR decomposition architecture for MIMO detector. in ISOCC 2014 - International SoC Design Conference., 7087639, Institute of Electrical and Electronics Engineers Inc., pp. 264-265, 11th International SoC Design Conference, ISOCC 2014, Jeju, Korea, Republic of, 14/11/3. https://doi.org/10.1109/ISOCC.2014.7087639

@inproceedings{ec324e7810894a44b128a5b04429f8a7,

title = "Gram-schmidt tailed high-throughput QR decomposition architecture for MIMO detector",

abstract = "This paper proposes a high-speed and low latency QR decomposition (QRD) architecture. In the proposed QRD architecture, two QRD algorihms, the CORDIC-based algorithm and Gram-Schmidt, is effectively combined together to reduce hardware latency. The experimental results show that the proposed architecture implemented with Samsung 0.13 um technology achieves 16.7 % speed-up over the conventional Givens rotation-based architecture with only 5.9% area overhead for 4 × 4 matrix decomposition.",

keywords = "Givens rotation, Gram-schmidt, multiple-input-multiple-output (MIMO), QR decomposition (QRD), very large scale integration (VLSI)",

author = "Dongyeob Shin and Yoon, {Ji Hwan} and Jongsun Park and Woong Choi",

year = "2015",

month = apr,

day = "16",

doi = "10.1109/ISOCC.2014.7087639",

language = "English",

isbn = "9781479951260",

pages = "264--265",

booktitle = "ISOCC 2014 - International SoC Design Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "11th International SoC Design Conference, ISOCC 2014 ; Conference date: 03-11-2014 Through 06-11-2014",

}

TY - GEN

T1 - Gram-schmidt tailed high-throughput QR decomposition architecture for MIMO detector

AU - Shin, Dongyeob

AU - Yoon, Ji Hwan

AU - Park, Jongsun

AU - Choi, Woong

PY - 2015/4/16

Y1 - 2015/4/16

N2 - This paper proposes a high-speed and low latency QR decomposition (QRD) architecture. In the proposed QRD architecture, two QRD algorihms, the CORDIC-based algorithm and Gram-Schmidt, is effectively combined together to reduce hardware latency. The experimental results show that the proposed architecture implemented with Samsung 0.13 um technology achieves 16.7 % speed-up over the conventional Givens rotation-based architecture with only 5.9% area overhead for 4 × 4 matrix decomposition.

AB - This paper proposes a high-speed and low latency QR decomposition (QRD) architecture. In the proposed QRD architecture, two QRD algorihms, the CORDIC-based algorithm and Gram-Schmidt, is effectively combined together to reduce hardware latency. The experimental results show that the proposed architecture implemented with Samsung 0.13 um technology achieves 16.7 % speed-up over the conventional Givens rotation-based architecture with only 5.9% area overhead for 4 × 4 matrix decomposition.

KW - Givens rotation

KW - Gram-schmidt

KW - multiple-input-multiple-output (MIMO)

KW - QR decomposition (QRD)

KW - very large scale integration (VLSI)

UR - http://www.scopus.com/inward/record.url?scp=84929331703&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84929331703&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2014.7087639

DO - 10.1109/ISOCC.2014.7087639

M3 - Conference contribution

AN - SCOPUS:84929331703

SN - 9781479951260

SP - 264

EP - 265

BT - ISOCC 2014 - International SoC Design Conference

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 11th International SoC Design Conference, ISOCC 2014

Y2 - 3 November 2014 through 6 November 2014

ER -