Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering

Yongtao Wang, Hamid Mahmoodi, Lih Yih Chiou, Hunsoo Choo, Jongsun Park, Woopyo Jeong, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Polyphase channelizer is an important component of a subband adaptive filtering system. This paper presents efficient hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer, integrating optimizations at algorithmic, architectural and circuit level, At the algorithm level, a computationally efficient structure is derived. Tradeoffs between hardware complexity and system performance are explored during the fixed-point modeling of the system. A computational complexity reduction technique is also employed to reduce the complexity of the hardware architecture. Circuit-level optimizations, including an efficient commutator implementation, dual-VDD scheme and novel level-converting flip-flops, are also integrated. Simulation results show that the design consumes 352mW power with system throughput of 480 million samples per second (MSPS). A test chip has been submitted for fabrication to validate the proposed hardware architecture and VLSI design techniques.

Original languageEnglish
Title of host publicationICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Volume5
Publication statusPublished - 2004
Externally publishedYes
EventProceedings - IEEE International Conference on Acoustics, Speech, and Signal Processing - Montreal, Que, Canada
Duration: 2004 May 172004 May 21

Other

OtherProceedings - IEEE International Conference on Acoustics, Speech, and Signal Processing
CountryCanada
CityMontreal, Que
Period04/5/1704/5/21

Fingerprint

Adaptive filtering
very large scale integration
hardware
Hardware
Electric commutators
flip-flops
optimization
Networks (circuits)
Flip flop circuits
commutators
tradeoffs
Computational complexity
chips
Throughput
Fabrication
fabrication
simulation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Acoustics and Ultrasonics

Cite this

Wang, Y., Mahmoodi, H., Chiou, L. Y., Choo, H., Park, J., Jeong, W., & Roy, K. (2004). Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings (Vol. 5)

Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering. / Wang, Yongtao; Mahmoodi, Hamid; Chiou, Lih Yih; Choo, Hunsoo; Park, Jongsun; Jeong, Woopyo; Roy, Kaushik.

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 5 2004.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Wang, Y, Mahmoodi, H, Chiou, LY, Choo, H, Park, J, Jeong, W & Roy, K 2004, Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering. in ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. vol. 5, Proceedings - IEEE International Conference on Acoustics, Speech, and Signal Processing, Montreal, Que, Canada, 04/5/17.
Wang Y, Mahmoodi H, Chiou LY, Choo H, Park J, Jeong W et al. Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 5. 2004
Wang, Yongtao ; Mahmoodi, Hamid ; Chiou, Lih Yih ; Choo, Hunsoo ; Park, Jongsun ; Jeong, Woopyo ; Roy, Kaushik. / Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 5 2004.
@inproceedings{ed92a94c88c84055a0b29b98dd8c49c0,
title = "Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering",
abstract = "Polyphase channelizer is an important component of a subband adaptive filtering system. This paper presents efficient hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer, integrating optimizations at algorithmic, architectural and circuit level, At the algorithm level, a computationally efficient structure is derived. Tradeoffs between hardware complexity and system performance are explored during the fixed-point modeling of the system. A computational complexity reduction technique is also employed to reduce the complexity of the hardware architecture. Circuit-level optimizations, including an efficient commutator implementation, dual-VDD scheme and novel level-converting flip-flops, are also integrated. Simulation results show that the design consumes 352mW power with system throughput of 480 million samples per second (MSPS). A test chip has been submitted for fabrication to validate the proposed hardware architecture and VLSI design techniques.",
author = "Yongtao Wang and Hamid Mahmoodi and Chiou, {Lih Yih} and Hunsoo Choo and Jongsun Park and Woopyo Jeong and Kaushik Roy",
year = "2004",
language = "English",
volume = "5",
booktitle = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",

}

TY - GEN

T1 - Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering

AU - Wang, Yongtao

AU - Mahmoodi, Hamid

AU - Chiou, Lih Yih

AU - Choo, Hunsoo

AU - Park, Jongsun

AU - Jeong, Woopyo

AU - Roy, Kaushik

PY - 2004

Y1 - 2004

N2 - Polyphase channelizer is an important component of a subband adaptive filtering system. This paper presents efficient hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer, integrating optimizations at algorithmic, architectural and circuit level, At the algorithm level, a computationally efficient structure is derived. Tradeoffs between hardware complexity and system performance are explored during the fixed-point modeling of the system. A computational complexity reduction technique is also employed to reduce the complexity of the hardware architecture. Circuit-level optimizations, including an efficient commutator implementation, dual-VDD scheme and novel level-converting flip-flops, are also integrated. Simulation results show that the design consumes 352mW power with system throughput of 480 million samples per second (MSPS). A test chip has been submitted for fabrication to validate the proposed hardware architecture and VLSI design techniques.

AB - Polyphase channelizer is an important component of a subband adaptive filtering system. This paper presents efficient hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer, integrating optimizations at algorithmic, architectural and circuit level, At the algorithm level, a computationally efficient structure is derived. Tradeoffs between hardware complexity and system performance are explored during the fixed-point modeling of the system. A computational complexity reduction technique is also employed to reduce the complexity of the hardware architecture. Circuit-level optimizations, including an efficient commutator implementation, dual-VDD scheme and novel level-converting flip-flops, are also integrated. Simulation results show that the design consumes 352mW power with system throughput of 480 million samples per second (MSPS). A test chip has been submitted for fabrication to validate the proposed hardware architecture and VLSI design techniques.

UR - http://www.scopus.com/inward/record.url?scp=4544242326&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544242326&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:4544242326

VL - 5

BT - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

ER -