Hierarchical data structure-based timing controller design for plasma display panels

Yeoul Na; Seok Joong Hwang; Giseong Bak; Seon Wook Kim; Cheol Ho Lee; Junkyu Min; Taejin Kim

doi:10.1109/ISCAS.2010.5537616

Hierarchical data structure-based timing controller design for plasma display panels

Yeoul Na, Seok Joong Hwang, Giseong Bak, Seon Wook Kim, Cheol Ho Lee, Junkyu Min, Taejin Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

In this paper, we propose a timing controller design to use a hierarchical structure of control signals for plasma display panels (PDPs). Also, we used a double buffering and a repeatable FIFO in order to reduce the workload of memory accesses for control data, and provided a graphical user interface program for easy control data management. Our prototype system runs at 83 MHz on Spartan-3A DSP FPGA, and the new design achieves the reduction of 73% in resource usage from the previous implementation.

Original language	English
Title of host publication	ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems
Subtitle of host publication	Nano-Bio Circuit Fabrics and Systems
Pages	4121-4124
Number of pages	4
DOIs	https://doi.org/10.1109/ISCAS.2010.5537616
Publication status	Published - 2010
Event	2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010 - Paris, France Duration: 2010 May 30 → 2010 Jun 2

Publication series

Name	ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Other

Other	2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010
Country/Territory	France
City	Paris
Period	10/5/30 → 10/6/2

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ISCAS.2010.5537616

Cite this

Na, Y., Hwang, S. J., Bak, G., Kim, S. W., Lee, C. H., Min, J., & Kim, T. (2010). Hierarchical data structure-based timing controller design for plasma display panels. In ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems (pp. 4121-4124). [5537616] (ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems). https://doi.org/10.1109/ISCAS.2010.5537616

Hierarchical data structure-based timing controller design for plasma display panels. / Na, Yeoul; Hwang, Seok Joong; Bak, Giseong et al.

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. p. 4121-4124 5537616 (ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Na, Y, Hwang, SJ, Bak, G, Kim, SW, Lee, CH, Min, J & Kim, T 2010, Hierarchical data structure-based timing controller design for plasma display panels. in ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems., 5537616, ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, pp. 4121-4124, 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010, Paris, France, 10/5/30. https://doi.org/10.1109/ISCAS.2010.5537616

Na Y, Hwang SJ, Bak G, Kim SW, Lee CH, Min J et al. Hierarchical data structure-based timing controller design for plasma display panels. In ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. p. 4121-4124. 5537616. (ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems). doi: 10.1109/ISCAS.2010.5537616

Na, Yeoul ; Hwang, Seok Joong ; Bak, Giseong et al. / Hierarchical data structure-based timing controller design for plasma display panels. ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. pp. 4121-4124 (ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems).

@inproceedings{89a91e6533ca44ef97eca45936eba47c,

title = "Hierarchical data structure-based timing controller design for plasma display panels",

abstract = "In this paper, we propose a timing controller design to use a hierarchical structure of control signals for plasma display panels (PDPs). Also, we used a double buffering and a repeatable FIFO in order to reduce the workload of memory accesses for control data, and provided a graphical user interface program for easy control data management. Our prototype system runs at 83 MHz on Spartan-3A DSP FPGA, and the new design achieves the reduction of 73% in resource usage from the previous implementation.",

author = "Yeoul Na and Hwang, {Seok Joong} and Giseong Bak and Kim, {Seon Wook} and Lee, {Cheol Ho} and Junkyu Min and Taejin Kim",

year = "2010",

doi = "10.1109/ISCAS.2010.5537616",

language = "English",

isbn = "9781424453085",

series = "ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems",

pages = "4121--4124",

booktitle = "ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems",

note = "2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010 ; Conference date: 30-05-2010 Through 02-06-2010",

}

TY - GEN

T1 - Hierarchical data structure-based timing controller design for plasma display panels

AU - Na, Yeoul

AU - Hwang, Seok Joong

AU - Bak, Giseong

AU - Kim, Seon Wook

AU - Lee, Cheol Ho

AU - Min, Junkyu

AU - Kim, Taejin

PY - 2010

Y1 - 2010

N2 - In this paper, we propose a timing controller design to use a hierarchical structure of control signals for plasma display panels (PDPs). Also, we used a double buffering and a repeatable FIFO in order to reduce the workload of memory accesses for control data, and provided a graphical user interface program for easy control data management. Our prototype system runs at 83 MHz on Spartan-3A DSP FPGA, and the new design achieves the reduction of 73% in resource usage from the previous implementation.

AB - In this paper, we propose a timing controller design to use a hierarchical structure of control signals for plasma display panels (PDPs). Also, we used a double buffering and a repeatable FIFO in order to reduce the workload of memory accesses for control data, and provided a graphical user interface program for easy control data management. Our prototype system runs at 83 MHz on Spartan-3A DSP FPGA, and the new design achieves the reduction of 73% in resource usage from the previous implementation.

UR - http://www.scopus.com/inward/record.url?scp=77956003340&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77956003340&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2010.5537616

DO - 10.1109/ISCAS.2010.5537616

M3 - Conference contribution

AN - SCOPUS:77956003340

SN - 9781424453085

T3 - ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

SP - 4121

EP - 4124

BT - ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems

T2 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010

Y2 - 30 May 2010 through 2 June 2010

ER -

Hierarchical data structure-based timing controller design for plasma display panels

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this