High performance and area-efficient circuit-switched network on chip design

Phi Hung Pham, Yogendera Kumar, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

High performance and area-efficient circuit-switched on chip network using 4×4 folded torus topology with simple router architecture and circuit setup scheme is presented. When designed (synthesized and simulated) and analyzed for performance in 0.18μm process technology, the pre-layout area of each router is found to be 0.018 mm2 and the minimum probing period as 2.2 ns. The proposed NoC supports the wave-pipelining transmission across multi-clock domain environment to achieve the high throughput and energy efficiency.

Original languageEnglish
Title of host publicationProceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006
DOIs
Publication statusPublished - 2006 Dec 1
Event6th IEEE International Conference on Computer and Information Technology, CIT 2006 - Seoul, Korea, Republic of
Duration: 2006 Sep 202006 Sep 22

Other

Other6th IEEE International Conference on Computer and Information Technology, CIT 2006
CountryKorea, Republic of
CitySeoul
Period06/9/2006/9/22

Fingerprint

Switching networks
Router
Routers
High Performance
Pipelining
Networks (circuits)
Wave transmission
Energy Efficiency
High Throughput
Energy efficiency
High Energy
Layout
Clocks
Torus
Throughput
Topology
Network on chip
Design
Network-on-chip
Architecture

ASJC Scopus subject areas

  • Computer Science Applications
  • Information Systems
  • Software
  • Mathematics(all)

Cite this

Pham, P. H., Kumar, Y., & Kim, C. (2006). High performance and area-efficient circuit-switched network on chip design. In Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006 [4020005] https://doi.org/10.1109/CIT.2006.97

High performance and area-efficient circuit-switched network on chip design. / Pham, Phi Hung; Kumar, Yogendera; Kim, Chulwoo.

Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006. 2006. 4020005.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Pham, PH, Kumar, Y & Kim, C 2006, High performance and area-efficient circuit-switched network on chip design. in Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006., 4020005, 6th IEEE International Conference on Computer and Information Technology, CIT 2006, Seoul, Korea, Republic of, 06/9/20. https://doi.org/10.1109/CIT.2006.97
Pham PH, Kumar Y, Kim C. High performance and area-efficient circuit-switched network on chip design. In Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006. 2006. 4020005 https://doi.org/10.1109/CIT.2006.97
Pham, Phi Hung ; Kumar, Yogendera ; Kim, Chulwoo. / High performance and area-efficient circuit-switched network on chip design. Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006. 2006.
@inproceedings{aae6fea9d8dc40559e03ed013ad2910f,
title = "High performance and area-efficient circuit-switched network on chip design",
abstract = "High performance and area-efficient circuit-switched on chip network using 4×4 folded torus topology with simple router architecture and circuit setup scheme is presented. When designed (synthesized and simulated) and analyzed for performance in 0.18μm process technology, the pre-layout area of each router is found to be 0.018 mm2 and the minimum probing period as 2.2 ns. The proposed NoC supports the wave-pipelining transmission across multi-clock domain environment to achieve the high throughput and energy efficiency.",
author = "Pham, {Phi Hung} and Yogendera Kumar and Chulwoo Kim",
year = "2006",
month = "12",
day = "1",
doi = "10.1109/CIT.2006.97",
language = "English",
isbn = "076952687X",
booktitle = "Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006",

}

TY - GEN

T1 - High performance and area-efficient circuit-switched network on chip design

AU - Pham, Phi Hung

AU - Kumar, Yogendera

AU - Kim, Chulwoo

PY - 2006/12/1

Y1 - 2006/12/1

N2 - High performance and area-efficient circuit-switched on chip network using 4×4 folded torus topology with simple router architecture and circuit setup scheme is presented. When designed (synthesized and simulated) and analyzed for performance in 0.18μm process technology, the pre-layout area of each router is found to be 0.018 mm2 and the minimum probing period as 2.2 ns. The proposed NoC supports the wave-pipelining transmission across multi-clock domain environment to achieve the high throughput and energy efficiency.

AB - High performance and area-efficient circuit-switched on chip network using 4×4 folded torus topology with simple router architecture and circuit setup scheme is presented. When designed (synthesized and simulated) and analyzed for performance in 0.18μm process technology, the pre-layout area of each router is found to be 0.018 mm2 and the minimum probing period as 2.2 ns. The proposed NoC supports the wave-pipelining transmission across multi-clock domain environment to achieve the high throughput and energy efficiency.

UR - http://www.scopus.com/inward/record.url?scp=34547339142&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547339142&partnerID=8YFLogxK

U2 - 10.1109/CIT.2006.97

DO - 10.1109/CIT.2006.97

M3 - Conference contribution

SN - 076952687X

SN - 9780769526874

BT - Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006

ER -