High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology

Chulwoo Kim, Jaesik Lee, Kwang Hyun Baek, Eric Martina, Sung Mo Kang

Research output: Contribution to conferencePaperpeer-review

2 Citations (Scopus)


This paper presents S2L, which exhibits low-power, high-speed with use of positive feedback circuits and dual Vt. Topology-dependent dual Vt approach suppresses leakage current while boosting the performance in VDSM technology. S2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. We present simulation results of NAND-NOR gate chains and 32-b adders to demonstrate the effectiveness of the S2L compared to other techniques. Design automation for the proposed circuit architecture can be achieved easily due to cascading flexibility.

Original languageEnglish
Number of pages6
Publication statusPublished - 2000
Externally publishedYes
Event2000 International Conference on Computer Design - Austin, TX, USA
Duration: 2000 Sep 172000 Sep 20


Other2000 International Conference on Computer Design
CityAustin, TX, USA

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology'. Together they form a unique fingerprint.

Cite this