High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology

Chulwoo Kim, Jaesik Lee, Kwang Hyun Baek, Eric Martina, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper presents S2L, which exhibits low-power, high-speed with use of positive feedback circuits and dual Vt. Topology-dependent dual Vt approach suppresses leakage current while boosting the performance in VDSM technology. S2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. We present simulation results of NAND-NOR gate chains and 32-b adders to demonstrate the effectiveness of the S2L compared to other techniques. Design automation for the proposed circuit architecture can be achieved easily due to cascading flexibility.

Original languageEnglish
Title of host publicationProceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors
Place of PublicationPiscataway, NJ, United States
PublisherIEEE
Pages59-64
Number of pages6
Publication statusPublished - 2000 Jan 1
Externally publishedYes
Event2000 International Conference on Computer Design - Austin, TX, USA
Duration: 2000 Sep 172000 Sep 20

Other

Other2000 International Conference on Computer Design
CityAustin, TX, USA
Period00/9/1700/9/20

Fingerprint

Networks (circuits)
Adders
Leakage currents
Automation
Topology
Feedback

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kim, C., Lee, J., Baek, K. H., Martina, E., & Kang, S. M. (2000). High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology. In Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors (pp. 59-64). Piscataway, NJ, United States: IEEE.

High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology. / Kim, Chulwoo; Lee, Jaesik; Baek, Kwang Hyun; Martina, Eric; Kang, Sung Mo.

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. Piscataway, NJ, United States : IEEE, 2000. p. 59-64.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, C, Lee, J, Baek, KH, Martina, E & Kang, SM 2000, High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology. in Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. IEEE, Piscataway, NJ, United States, pp. 59-64, 2000 International Conference on Computer Design, Austin, TX, USA, 00/9/17.
Kim C, Lee J, Baek KH, Martina E, Kang SM. High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology. In Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. Piscataway, NJ, United States: IEEE. 2000. p. 59-64
Kim, Chulwoo ; Lee, Jaesik ; Baek, Kwang Hyun ; Martina, Eric ; Kang, Sung Mo. / High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology. Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. Piscataway, NJ, United States : IEEE, 2000. pp. 59-64
@inproceedings{210f812796504e1d90f1972ca5b15bc4,
title = "High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology",
abstract = "This paper presents S2L, which exhibits low-power, high-speed with use of positive feedback circuits and dual Vt. Topology-dependent dual Vt approach suppresses leakage current while boosting the performance in VDSM technology. S2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. We present simulation results of NAND-NOR gate chains and 32-b adders to demonstrate the effectiveness of the S2L compared to other techniques. Design automation for the proposed circuit architecture can be achieved easily due to cascading flexibility.",
author = "Chulwoo Kim and Jaesik Lee and Baek, {Kwang Hyun} and Eric Martina and Kang, {Sung Mo}",
year = "2000",
month = "1",
day = "1",
language = "English",
pages = "59--64",
booktitle = "Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",
publisher = "IEEE",

}

TY - GEN

T1 - High-performance, low-power skewed static logic in very deep-submicron (VDSM) technology

AU - Kim, Chulwoo

AU - Lee, Jaesik

AU - Baek, Kwang Hyun

AU - Martina, Eric

AU - Kang, Sung Mo

PY - 2000/1/1

Y1 - 2000/1/1

N2 - This paper presents S2L, which exhibits low-power, high-speed with use of positive feedback circuits and dual Vt. Topology-dependent dual Vt approach suppresses leakage current while boosting the performance in VDSM technology. S2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. We present simulation results of NAND-NOR gate chains and 32-b adders to demonstrate the effectiveness of the S2L compared to other techniques. Design automation for the proposed circuit architecture can be achieved easily due to cascading flexibility.

AB - This paper presents S2L, which exhibits low-power, high-speed with use of positive feedback circuits and dual Vt. Topology-dependent dual Vt approach suppresses leakage current while boosting the performance in VDSM technology. S2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. We present simulation results of NAND-NOR gate chains and 32-b adders to demonstrate the effectiveness of the S2L compared to other techniques. Design automation for the proposed circuit architecture can be achieved easily due to cascading flexibility.

UR - http://www.scopus.com/inward/record.url?scp=0033680439&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033680439&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0033680439

SP - 59

EP - 64

BT - Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

PB - IEEE

CY - Piscataway, NJ, United States

ER -