High-throughput low-area design of AES using constant binary matrix-vector multiplication

Hokyoon Lee, Yoonah Paik, Jaeyung Jun, Youngsun Han, Seon Wook Kim

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

In spite of many outstanding studies, the hardware implementation of Advanced Encryption Standard (AES) algorithm is still challenging because of recurrent computations in Galois Field GF(28). In this paper, in order to revolution up the hardware implementation, we propose a new design of SubBytes and MixColumns in AES using constant binary matrix-vector multiplications. By employing constant binary matrices reduced to AND and XOR operations, we could promote a synthesis compiler to optimize the design more efficiently. In addition, in order to achieve higher throughput, we propose a four-stage pipelined AES architecture. Evaluations show that the proposed method improves both in term of throughput and area complexity. Our proposed design of AES achieved 3.8 Gbps throughput with about 9.8k gates and 1k flip-flops which was the highest throughput and the lowest gate count at the same time, on 180 nm CMOS technology. By applying our proposed method to SubBytes, the area complexity decreased by 8.3% while the latency was reduced by 5.5%.

Original languageEnglish
Pages (from-to)360-368
Number of pages9
JournalMicroprocessors and Microsystems
Volume47
DOIs
Publication statusPublished - 2016 Nov 1

Fingerprint

Cryptography
Throughput
Flip flop circuits
Computer hardware
Hardware

Keywords

  • Advanced Encryption Standard (AES)
  • Matrix-vector multiplication
  • Pipelining

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Networks and Communications
  • Artificial Intelligence

Cite this

High-throughput low-area design of AES using constant binary matrix-vector multiplication. / Lee, Hokyoon; Paik, Yoonah; Jun, Jaeyung; Han, Youngsun; Kim, Seon Wook.

In: Microprocessors and Microsystems, Vol. 47, 01.11.2016, p. 360-368.

Research output: Contribution to journalArticle

Lee, Hokyoon ; Paik, Yoonah ; Jun, Jaeyung ; Han, Youngsun ; Kim, Seon Wook. / High-throughput low-area design of AES using constant binary matrix-vector multiplication. In: Microprocessors and Microsystems. 2016 ; Vol. 47. pp. 360-368.
@article{a0835d3f68a84c5e83e8548b664f4945,
title = "High-throughput low-area design of AES using constant binary matrix-vector multiplication",
abstract = "In spite of many outstanding studies, the hardware implementation of Advanced Encryption Standard (AES) algorithm is still challenging because of recurrent computations in Galois Field GF(28). In this paper, in order to revolution up the hardware implementation, we propose a new design of SubBytes and MixColumns in AES using constant binary matrix-vector multiplications. By employing constant binary matrices reduced to AND and XOR operations, we could promote a synthesis compiler to optimize the design more efficiently. In addition, in order to achieve higher throughput, we propose a four-stage pipelined AES architecture. Evaluations show that the proposed method improves both in term of throughput and area complexity. Our proposed design of AES achieved 3.8 Gbps throughput with about 9.8k gates and 1k flip-flops which was the highest throughput and the lowest gate count at the same time, on 180 nm CMOS technology. By applying our proposed method to SubBytes, the area complexity decreased by 8.3{\%} while the latency was reduced by 5.5{\%}.",
keywords = "Advanced Encryption Standard (AES), Matrix-vector multiplication, Pipelining",
author = "Hokyoon Lee and Yoonah Paik and Jaeyung Jun and Youngsun Han and Kim, {Seon Wook}",
year = "2016",
month = "11",
day = "1",
doi = "10.1016/j.micpro.2016.10.003",
language = "English",
volume = "47",
pages = "360--368",
journal = "Microprocessors and Microsystems",
issn = "0141-9331",
publisher = "Elsevier",

}

TY - JOUR

T1 - High-throughput low-area design of AES using constant binary matrix-vector multiplication

AU - Lee, Hokyoon

AU - Paik, Yoonah

AU - Jun, Jaeyung

AU - Han, Youngsun

AU - Kim, Seon Wook

PY - 2016/11/1

Y1 - 2016/11/1

N2 - In spite of many outstanding studies, the hardware implementation of Advanced Encryption Standard (AES) algorithm is still challenging because of recurrent computations in Galois Field GF(28). In this paper, in order to revolution up the hardware implementation, we propose a new design of SubBytes and MixColumns in AES using constant binary matrix-vector multiplications. By employing constant binary matrices reduced to AND and XOR operations, we could promote a synthesis compiler to optimize the design more efficiently. In addition, in order to achieve higher throughput, we propose a four-stage pipelined AES architecture. Evaluations show that the proposed method improves both in term of throughput and area complexity. Our proposed design of AES achieved 3.8 Gbps throughput with about 9.8k gates and 1k flip-flops which was the highest throughput and the lowest gate count at the same time, on 180 nm CMOS technology. By applying our proposed method to SubBytes, the area complexity decreased by 8.3% while the latency was reduced by 5.5%.

AB - In spite of many outstanding studies, the hardware implementation of Advanced Encryption Standard (AES) algorithm is still challenging because of recurrent computations in Galois Field GF(28). In this paper, in order to revolution up the hardware implementation, we propose a new design of SubBytes and MixColumns in AES using constant binary matrix-vector multiplications. By employing constant binary matrices reduced to AND and XOR operations, we could promote a synthesis compiler to optimize the design more efficiently. In addition, in order to achieve higher throughput, we propose a four-stage pipelined AES architecture. Evaluations show that the proposed method improves both in term of throughput and area complexity. Our proposed design of AES achieved 3.8 Gbps throughput with about 9.8k gates and 1k flip-flops which was the highest throughput and the lowest gate count at the same time, on 180 nm CMOS technology. By applying our proposed method to SubBytes, the area complexity decreased by 8.3% while the latency was reduced by 5.5%.

KW - Advanced Encryption Standard (AES)

KW - Matrix-vector multiplication

KW - Pipelining

UR - http://www.scopus.com/inward/record.url?scp=85001930645&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85001930645&partnerID=8YFLogxK

U2 - 10.1016/j.micpro.2016.10.003

DO - 10.1016/j.micpro.2016.10.003

M3 - Article

VL - 47

SP - 360

EP - 368

JO - Microprocessors and Microsystems

JF - Microprocessors and Microsystems

SN - 0141-9331

ER -