Hydrogen passivation effects under negative bias temperature instability stress in metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon capacitors for flash memories

Hee Dong Kim, Ho Myoung An, Yujeong Seo, Yongjie Zhang, Jongsun Park, Tae Geun Kim

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

The paper presents the passivation effect of post-annealing gases on the negative bias temperature instability of metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon (MONOS) capacitors. MONOS samples annealed at 850 °C for 30 s by a rapid thermal annealing (RTA) are treated by additional annealing in a furnace, using annealing gases N2 and N2-H2 (2% hydrogen and 98% nitrogen gas mixture) at 450 °C for 30 min. MONOS samples annealed in an N2-H2 environment are found to have lowest oxide trap charge density shift, ΔNot = 8.56 × 1011 cm-2, and the lowest interface-trap density increase, ΔNit = 4.49 × 1011 cm-2 among the three samples as-deposited, annealed in N2 and N2-H2 environments. It has also been confirmed that the same MONOS samples have the lowest interface-trap density, Dit = 0.834 × 1011 eV-1 cm-2, using small pulse deep level transient spectroscopy. These results indicate that the density of interface traps between the silicon substrate and the tunneling oxide layer are significantly reduced by the additional furnace annealing in the N2-H2 environment after the RTA.

Original languageEnglish
Pages (from-to)21-25
Number of pages5
JournalMicroelectronics Reliability
Volume50
Issue number1
DOIs
Publication statusPublished - 2010 Jan 1

Fingerprint

Flash memory
Silicon oxides
Silicon
Silicon nitride
silicon oxides
Passivation
silicon nitrides
passivity
metal oxides
flash
Hydrogen
capacitors
Capacitors
Metals
silicon
hydrogen
annealing
traps
Annealing
temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials
  • Surfaces, Coatings and Films
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics
  • Safety, Risk, Reliability and Quality

Cite this

Hydrogen passivation effects under negative bias temperature instability stress in metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon capacitors for flash memories. / Kim, Hee Dong; An, Ho Myoung; Seo, Yujeong; Zhang, Yongjie; Park, Jongsun; Kim, Tae Geun.

In: Microelectronics Reliability, Vol. 50, No. 1, 01.01.2010, p. 21-25.

Research output: Contribution to journalArticle

@article{0f29c2dacf85492490113ea0fe9e0efb,
title = "Hydrogen passivation effects under negative bias temperature instability stress in metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon capacitors for flash memories",
abstract = "The paper presents the passivation effect of post-annealing gases on the negative bias temperature instability of metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon (MONOS) capacitors. MONOS samples annealed at 850 °C for 30 s by a rapid thermal annealing (RTA) are treated by additional annealing in a furnace, using annealing gases N2 and N2-H2 (2{\%} hydrogen and 98{\%} nitrogen gas mixture) at 450 °C for 30 min. MONOS samples annealed in an N2-H2 environment are found to have lowest oxide trap charge density shift, ΔNot = 8.56 × 1011 cm-2, and the lowest interface-trap density increase, ΔNit = 4.49 × 1011 cm-2 among the three samples as-deposited, annealed in N2 and N2-H2 environments. It has also been confirmed that the same MONOS samples have the lowest interface-trap density, Dit = 0.834 × 1011 eV-1 cm-2, using small pulse deep level transient spectroscopy. These results indicate that the density of interface traps between the silicon substrate and the tunneling oxide layer are significantly reduced by the additional furnace annealing in the N2-H2 environment after the RTA.",
author = "Kim, {Hee Dong} and An, {Ho Myoung} and Yujeong Seo and Yongjie Zhang and Jongsun Park and Kim, {Tae Geun}",
year = "2010",
month = "1",
day = "1",
doi = "10.1016/j.microrel.2009.09.008",
language = "English",
volume = "50",
pages = "21--25",
journal = "Microelectronics and Reliability",
issn = "0026-2714",
publisher = "Elsevier Limited",
number = "1",

}

TY - JOUR

T1 - Hydrogen passivation effects under negative bias temperature instability stress in metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon capacitors for flash memories

AU - Kim, Hee Dong

AU - An, Ho Myoung

AU - Seo, Yujeong

AU - Zhang, Yongjie

AU - Park, Jongsun

AU - Kim, Tae Geun

PY - 2010/1/1

Y1 - 2010/1/1

N2 - The paper presents the passivation effect of post-annealing gases on the negative bias temperature instability of metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon (MONOS) capacitors. MONOS samples annealed at 850 °C for 30 s by a rapid thermal annealing (RTA) are treated by additional annealing in a furnace, using annealing gases N2 and N2-H2 (2% hydrogen and 98% nitrogen gas mixture) at 450 °C for 30 min. MONOS samples annealed in an N2-H2 environment are found to have lowest oxide trap charge density shift, ΔNot = 8.56 × 1011 cm-2, and the lowest interface-trap density increase, ΔNit = 4.49 × 1011 cm-2 among the three samples as-deposited, annealed in N2 and N2-H2 environments. It has also been confirmed that the same MONOS samples have the lowest interface-trap density, Dit = 0.834 × 1011 eV-1 cm-2, using small pulse deep level transient spectroscopy. These results indicate that the density of interface traps between the silicon substrate and the tunneling oxide layer are significantly reduced by the additional furnace annealing in the N2-H2 environment after the RTA.

AB - The paper presents the passivation effect of post-annealing gases on the negative bias temperature instability of metal/silicon-oxide/silicon-nitride/silicon-oxide/silicon (MONOS) capacitors. MONOS samples annealed at 850 °C for 30 s by a rapid thermal annealing (RTA) are treated by additional annealing in a furnace, using annealing gases N2 and N2-H2 (2% hydrogen and 98% nitrogen gas mixture) at 450 °C for 30 min. MONOS samples annealed in an N2-H2 environment are found to have lowest oxide trap charge density shift, ΔNot = 8.56 × 1011 cm-2, and the lowest interface-trap density increase, ΔNit = 4.49 × 1011 cm-2 among the three samples as-deposited, annealed in N2 and N2-H2 environments. It has also been confirmed that the same MONOS samples have the lowest interface-trap density, Dit = 0.834 × 1011 eV-1 cm-2, using small pulse deep level transient spectroscopy. These results indicate that the density of interface traps between the silicon substrate and the tunneling oxide layer are significantly reduced by the additional furnace annealing in the N2-H2 environment after the RTA.

UR - http://www.scopus.com/inward/record.url?scp=72449127023&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=72449127023&partnerID=8YFLogxK

U2 - 10.1016/j.microrel.2009.09.008

DO - 10.1016/j.microrel.2009.09.008

M3 - Article

AN - SCOPUS:72449127023

VL - 50

SP - 21

EP - 25

JO - Microelectronics and Reliability

JF - Microelectronics and Reliability

SN - 0026-2714

IS - 1

ER -