Impact of roughness of bottom electrodes on the resistive switching properties of platinum/nickel nitride/nickel 1 × 1 crossbar array resistive random access memory cells

Hee Dong Kim, Min Ju Yun, Seok Man Hong, Ju Hyun Park, Dong Su Jeon, Tae Geun Kim

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

In this study, we investigate the effect of the roughness height of bottom electrodes (BEs) on the resistive switching properties of a 1 × 1 platinum/nickel nitride/nickel (Pt/NiN/Ni) capacitor crossbar array (CBA) resistive random access memory (ReRAM) cell. The thickness of the rough surface is varied from 40 nm to 80 nm. In the resistive switching tests, the set voltage in the current-voltage (I-V) curves is reduced by using a rough surface (RS) BE in the Si wafer, and the reset current is reduced by increasing the surface roughness height of the Si wafer. On the other hand, there is a reduction in VSET/RESET and ISET/RESET variations in the I-V curves over 100 repetitive switching cycles when a surface roughness of 40 nm is employed. Further, for the CBA ReRAM, the current is the most stable when using the 40 nm-thick RS Si wafer at the high-resistance state and low-resistance state for 300,000 s in the retention test. These results show that use of the roughness substrate in the CBA ReRAM structure is effective in reducing variations in operating voltage and current.

Original languageEnglish
Pages (from-to)169-172
Number of pages4
JournalMicroelectronic Engineering
Volume126
DOIs
Publication statusPublished - 2014 Aug 25

Fingerprint

random access memory
Platinum
Nickel
Nitrides
nitrides
platinum
roughness
Surface roughness
nickel
Data storage equipment
Electrodes
electrodes
Electric potential
cells
electric potential
wafers
surface roughness
low resistance
high resistance
curves

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials
  • Surfaces, Coatings and Films
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics

Cite this

Impact of roughness of bottom electrodes on the resistive switching properties of platinum/nickel nitride/nickel 1 × 1 crossbar array resistive random access memory cells. / Kim, Hee Dong; Yun, Min Ju; Hong, Seok Man; Park, Ju Hyun; Jeon, Dong Su; Kim, Tae Geun.

In: Microelectronic Engineering, Vol. 126, 25.08.2014, p. 169-172.

Research output: Contribution to journalArticle

@article{619431643e354e2db5fd298a2c9341c4,
title = "Impact of roughness of bottom electrodes on the resistive switching properties of platinum/nickel nitride/nickel 1 × 1 crossbar array resistive random access memory cells",
abstract = "In this study, we investigate the effect of the roughness height of bottom electrodes (BEs) on the resistive switching properties of a 1 × 1 platinum/nickel nitride/nickel (Pt/NiN/Ni) capacitor crossbar array (CBA) resistive random access memory (ReRAM) cell. The thickness of the rough surface is varied from 40 nm to 80 nm. In the resistive switching tests, the set voltage in the current-voltage (I-V) curves is reduced by using a rough surface (RS) BE in the Si wafer, and the reset current is reduced by increasing the surface roughness height of the Si wafer. On the other hand, there is a reduction in VSET/RESET and ISET/RESET variations in the I-V curves over 100 repetitive switching cycles when a surface roughness of 40 nm is employed. Further, for the CBA ReRAM, the current is the most stable when using the 40 nm-thick RS Si wafer at the high-resistance state and low-resistance state for 300,000 s in the retention test. These results show that use of the roughness substrate in the CBA ReRAM structure is effective in reducing variations in operating voltage and current.",
keywords = "Nickel nitride films, Resistive switching memory, Surface roughness",
author = "Kim, {Hee Dong} and Yun, {Min Ju} and Hong, {Seok Man} and Park, {Ju Hyun} and Jeon, {Dong Su} and Kim, {Tae Geun}",
year = "2014",
month = "8",
day = "25",
doi = "10.1016/j.mee.2014.07.018",
language = "English",
volume = "126",
pages = "169--172",
journal = "Microelectronic Engineering",
issn = "0167-9317",
publisher = "Elsevier",

}

TY - JOUR

T1 - Impact of roughness of bottom electrodes on the resistive switching properties of platinum/nickel nitride/nickel 1 × 1 crossbar array resistive random access memory cells

AU - Kim, Hee Dong

AU - Yun, Min Ju

AU - Hong, Seok Man

AU - Park, Ju Hyun

AU - Jeon, Dong Su

AU - Kim, Tae Geun

PY - 2014/8/25

Y1 - 2014/8/25

N2 - In this study, we investigate the effect of the roughness height of bottom electrodes (BEs) on the resistive switching properties of a 1 × 1 platinum/nickel nitride/nickel (Pt/NiN/Ni) capacitor crossbar array (CBA) resistive random access memory (ReRAM) cell. The thickness of the rough surface is varied from 40 nm to 80 nm. In the resistive switching tests, the set voltage in the current-voltage (I-V) curves is reduced by using a rough surface (RS) BE in the Si wafer, and the reset current is reduced by increasing the surface roughness height of the Si wafer. On the other hand, there is a reduction in VSET/RESET and ISET/RESET variations in the I-V curves over 100 repetitive switching cycles when a surface roughness of 40 nm is employed. Further, for the CBA ReRAM, the current is the most stable when using the 40 nm-thick RS Si wafer at the high-resistance state and low-resistance state for 300,000 s in the retention test. These results show that use of the roughness substrate in the CBA ReRAM structure is effective in reducing variations in operating voltage and current.

AB - In this study, we investigate the effect of the roughness height of bottom electrodes (BEs) on the resistive switching properties of a 1 × 1 platinum/nickel nitride/nickel (Pt/NiN/Ni) capacitor crossbar array (CBA) resistive random access memory (ReRAM) cell. The thickness of the rough surface is varied from 40 nm to 80 nm. In the resistive switching tests, the set voltage in the current-voltage (I-V) curves is reduced by using a rough surface (RS) BE in the Si wafer, and the reset current is reduced by increasing the surface roughness height of the Si wafer. On the other hand, there is a reduction in VSET/RESET and ISET/RESET variations in the I-V curves over 100 repetitive switching cycles when a surface roughness of 40 nm is employed. Further, for the CBA ReRAM, the current is the most stable when using the 40 nm-thick RS Si wafer at the high-resistance state and low-resistance state for 300,000 s in the retention test. These results show that use of the roughness substrate in the CBA ReRAM structure is effective in reducing variations in operating voltage and current.

KW - Nickel nitride films

KW - Resistive switching memory

KW - Surface roughness

UR - http://www.scopus.com/inward/record.url?scp=84907371230&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84907371230&partnerID=8YFLogxK

U2 - 10.1016/j.mee.2014.07.018

DO - 10.1016/j.mee.2014.07.018

M3 - Article

AN - SCOPUS:84907371230

VL - 126

SP - 169

EP - 172

JO - Microelectronic Engineering

JF - Microelectronic Engineering

SN - 0167-9317

ER -