Implementation of H.264/AVC baseline profile decoder for mobile video applications

Ho Lee Suh; Hwan Park Ji; Seon Wook Kim; Suki Kim

doi:10.1109/ICECS.2005.4633535

Implementation of H.264/AVC baseline profile decoder for mobile video applications

Ho Lee Suh, Hwan Park Ji, Seon Wook Kim, Suki Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper presents an H.264 baseline profile decoder based on an SOC platform design methodology. The overall decoding throughput is increased by optimized software and a dedicated hardware accelerator. We minimize the number of bus accesses and use macroblock level pipeline processing techniques to achieve a real time operation. We implemented and verified a prototype on an SOC platform with a 32-bit RISC CPU core and FPGA module. Our design can process up to 20 frames/sec with QCIF_(176x144). The proposed architecture can be easily applied to many mobile video application areas such as a digital camera and a DMB (Digital Multimedia Broadcasting) phone.

Original language	English
Title of host publication	Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems
DOIs	https://doi.org/10.1109/ICECS.2005.4633535
Publication status	Published - 2005 Dec 1
Event	12th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2005 - Gammarth, Tunisia Duration: 2005 Dec 11 → 2005 Dec 14

Other

Other	12th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2005
Country	Tunisia
City	Gammarth
Period	05/12/11 → 05/12/14

Fingerprint

ASJC Scopus subject areas

Electrical and Electronic Engineering

Cite this

Suh, H. L., Ji, H. P., Kim, S. W., & Kim, S. (2005). Implementation of H.264/AVC baseline profile decoder for mobile video applications. In Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems [4633535] https://doi.org/10.1109/ICECS.2005.4633535

Suh, HL, Ji, HP, Kim, SW & Kim, S 2005, Implementation of H.264/AVC baseline profile decoder for mobile video applications. in Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems., 4633535, 12th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2005, Gammarth, Tunisia, 05/12/11. https://doi.org/10.1109/ICECS.2005.4633535

@inproceedings{ce9e70117cab4c74aaeaedff42e043b0,

title = "Implementation of H.264/AVC baseline profile decoder for mobile video applications",

abstract = "This paper presents an H.264 baseline profile decoder based on an SOC platform design methodology. The overall decoding throughput is increased by optimized software and a dedicated hardware accelerator. We minimize the number of bus accesses and use macroblock level pipeline processing techniques to achieve a real time operation. We implemented and verified a prototype on an SOC platform with a 32-bit RISC CPU core and FPGA module. Our design can process up to 20 frames/sec with QCIF_(176x144). The proposed architecture can be easily applied to many mobile video application areas such as a digital camera and a DMB (Digital Multimedia Broadcasting) phone.",

author = "Suh, {Ho Lee} and Ji, {Hwan Park} and Kim, {Seon Wook} and Suki Kim",

year = "2005",

month = dec

day = "1",

doi = "10.1109/ICECS.2005.4633535",

language = "English",

isbn = "9789972611001",

booktitle = "Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems",

note = "12th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2005 ; Conference date: 11-12-2005 Through 14-12-2005",

}

TY - GEN

T1 - Implementation of H.264/AVC baseline profile decoder for mobile video applications

AU - Suh, Ho Lee

AU - Ji, Hwan Park

AU - Kim, Seon Wook

AU - Kim, Suki

PY - 2005/12/1

Y1 - 2005/12/1

N2 - This paper presents an H.264 baseline profile decoder based on an SOC platform design methodology. The overall decoding throughput is increased by optimized software and a dedicated hardware accelerator. We minimize the number of bus accesses and use macroblock level pipeline processing techniques to achieve a real time operation. We implemented and verified a prototype on an SOC platform with a 32-bit RISC CPU core and FPGA module. Our design can process up to 20 frames/sec with QCIF_(176x144). The proposed architecture can be easily applied to many mobile video application areas such as a digital camera and a DMB (Digital Multimedia Broadcasting) phone.

AB - This paper presents an H.264 baseline profile decoder based on an SOC platform design methodology. The overall decoding throughput is increased by optimized software and a dedicated hardware accelerator. We minimize the number of bus accesses and use macroblock level pipeline processing techniques to achieve a real time operation. We implemented and verified a prototype on an SOC platform with a 32-bit RISC CPU core and FPGA module. Our design can process up to 20 frames/sec with QCIF_(176x144). The proposed architecture can be easily applied to many mobile video application areas such as a digital camera and a DMB (Digital Multimedia Broadcasting) phone.

UR - http://www.scopus.com/inward/record.url?scp=56749097270&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=56749097270&partnerID=8YFLogxK

U2 - 10.1109/ICECS.2005.4633535

DO - 10.1109/ICECS.2005.4633535

M3 - Conference contribution

AN - SCOPUS:56749097270

SN - 9789972611001

BT - Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

T2 - 12th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2005

Y2 - 11 December 2005 through 14 December 2005

ER -

Access to Document

10.1109/ICECS.2005.4633535