Improved Perturbation Vector Generation Method for Accurate SRAM Yield Estimation

Woong Choi, Jongsun Park

Research output: Contribution to journalArticle

Abstract

Accurate yield estimation under parametric variation is one of the most integral parts for robust and nonwasted circuit design. In particular, due to the significant impact of disparity on the high-replication circuit, precise yield estimation is essential in SRAM design. In this paper, we propose an enhanced perturbation vector generation method to improve the accuracy of the yield estimation of the conventional direct SRAM yield computation method, which are access disturb margin (ADM) and write margin (WRM) first, by splitting the concave yield metric space, the estimation error caused by linear approximation can be significantly reduced with minor increase in simulation runtime. In addition, to compensate the inaccuracy of the conventional perturbation vector, a calibration method to reflect the multi-dc condition in SRAM assist operations is also proposed. Numerical results show that 37% improved estimation accuracy and 29% reduced estimation error can be achieved compared to the conventional ADM/WRM in the wide voltage range.

Original languageEnglish
Article number7745960
Pages (from-to)1511-1521
Number of pages11
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume36
Issue number9
DOIs
Publication statusPublished - 2017 Sep 1

Fingerprint

Static random access storage
Error analysis
Networks (circuits)
Calibration
Electric potential

Keywords

  • Access disturb margin (ADM)
  • Monte Carlo
  • N-curve
  • SRAM
  • write margin (WRM)
  • yield

ASJC Scopus subject areas

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Improved Perturbation Vector Generation Method for Accurate SRAM Yield Estimation. / Choi, Woong; Park, Jongsun.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 36, No. 9, 7745960, 01.09.2017, p. 1511-1521.

Research output: Contribution to journalArticle

@article{f1cdb5a0794a419db07d2d855d68a4bf,
title = "Improved Perturbation Vector Generation Method for Accurate SRAM Yield Estimation",
abstract = "Accurate yield estimation under parametric variation is one of the most integral parts for robust and nonwasted circuit design. In particular, due to the significant impact of disparity on the high-replication circuit, precise yield estimation is essential in SRAM design. In this paper, we propose an enhanced perturbation vector generation method to improve the accuracy of the yield estimation of the conventional direct SRAM yield computation method, which are access disturb margin (ADM) and write margin (WRM) first, by splitting the concave yield metric space, the estimation error caused by linear approximation can be significantly reduced with minor increase in simulation runtime. In addition, to compensate the inaccuracy of the conventional perturbation vector, a calibration method to reflect the multi-dc condition in SRAM assist operations is also proposed. Numerical results show that 37{\%} improved estimation accuracy and 29{\%} reduced estimation error can be achieved compared to the conventional ADM/WRM in the wide voltage range.",
keywords = "Access disturb margin (ADM), Monte Carlo, N-curve, SRAM, write margin (WRM), yield",
author = "Woong Choi and Jongsun Park",
year = "2017",
month = "9",
day = "1",
doi = "10.1109/TCAD.2016.2629446",
language = "English",
volume = "36",
pages = "1511--1521",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

TY - JOUR

T1 - Improved Perturbation Vector Generation Method for Accurate SRAM Yield Estimation

AU - Choi, Woong

AU - Park, Jongsun

PY - 2017/9/1

Y1 - 2017/9/1

N2 - Accurate yield estimation under parametric variation is one of the most integral parts for robust and nonwasted circuit design. In particular, due to the significant impact of disparity on the high-replication circuit, precise yield estimation is essential in SRAM design. In this paper, we propose an enhanced perturbation vector generation method to improve the accuracy of the yield estimation of the conventional direct SRAM yield computation method, which are access disturb margin (ADM) and write margin (WRM) first, by splitting the concave yield metric space, the estimation error caused by linear approximation can be significantly reduced with minor increase in simulation runtime. In addition, to compensate the inaccuracy of the conventional perturbation vector, a calibration method to reflect the multi-dc condition in SRAM assist operations is also proposed. Numerical results show that 37% improved estimation accuracy and 29% reduced estimation error can be achieved compared to the conventional ADM/WRM in the wide voltage range.

AB - Accurate yield estimation under parametric variation is one of the most integral parts for robust and nonwasted circuit design. In particular, due to the significant impact of disparity on the high-replication circuit, precise yield estimation is essential in SRAM design. In this paper, we propose an enhanced perturbation vector generation method to improve the accuracy of the yield estimation of the conventional direct SRAM yield computation method, which are access disturb margin (ADM) and write margin (WRM) first, by splitting the concave yield metric space, the estimation error caused by linear approximation can be significantly reduced with minor increase in simulation runtime. In addition, to compensate the inaccuracy of the conventional perturbation vector, a calibration method to reflect the multi-dc condition in SRAM assist operations is also proposed. Numerical results show that 37% improved estimation accuracy and 29% reduced estimation error can be achieved compared to the conventional ADM/WRM in the wide voltage range.

KW - Access disturb margin (ADM)

KW - Monte Carlo

KW - N-curve

KW - SRAM

KW - write margin (WRM)

KW - yield

UR - http://www.scopus.com/inward/record.url?scp=85029478259&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85029478259&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2016.2629446

DO - 10.1109/TCAD.2016.2629446

M3 - Article

VL - 36

SP - 1511

EP - 1521

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 9

M1 - 7745960

ER -