Improving the system-on-a-chip performance for mobile systems by using efficient bus interface

Na Ra Yang, Jeonghwan Lee, Intae Hwang, Cheol Kim Hong, Yoon Gilsang, Sung Woo Jung, Jong Myon Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Minimizing the communication delay is one of the most important design considerations in System-on-a-Chip (SoC) design for mobile systems. In this paper, we present a bus interface design technique, called Efficient Bus Interface (EBI), to reduce the communication delay between the Intellectual Property (IP) core and the memory connected through AMBA3 AXI bus for mobile systems. Several mobile systems require huge multimedia data in the memory to be transferred to the IP core through bus. The proposed EBI is designed to reduce the memory access time by using double buffering, open row access, and bank interleaving. According to our simulations, the proposed EBI improves the performance of the target system by up to 51%.

Original languageEnglish
Title of host publicationProceedings - 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009
Pages606-608
Number of pages3
Volume2
DOIs
Publication statusPublished - 2009 Apr 22
Event2009 WRI International Conference on Communications and Mobile Computing, CMC 2009 - Kunming, Yunnan, China
Duration: 2009 Jan 62009 Jan 8

Other

Other2009 WRI International Conference on Communications and Mobile Computing, CMC 2009
CountryChina
CityKunming, Yunnan
Period09/1/609/1/8

Fingerprint

Data storage equipment
Communication
Intellectual property core

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yang, N. R., Lee, J., Hwang, I., Hong, C. K., Gilsang, Y., Jung, S. W., & Kim, J. M. (2009). Improving the system-on-a-chip performance for mobile systems by using efficient bus interface. In Proceedings - 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009 (Vol. 2, pp. 606-608). [4797195] https://doi.org/10.1109/CMC.2009.297

Improving the system-on-a-chip performance for mobile systems by using efficient bus interface. / Yang, Na Ra; Lee, Jeonghwan; Hwang, Intae; Hong, Cheol Kim; Gilsang, Yoon; Jung, Sung Woo; Kim, Jong Myon.

Proceedings - 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009. Vol. 2 2009. p. 606-608 4797195.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yang, NR, Lee, J, Hwang, I, Hong, CK, Gilsang, Y, Jung, SW & Kim, JM 2009, Improving the system-on-a-chip performance for mobile systems by using efficient bus interface. in Proceedings - 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009. vol. 2, 4797195, pp. 606-608, 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009, Kunming, Yunnan, China, 09/1/6. https://doi.org/10.1109/CMC.2009.297
Yang NR, Lee J, Hwang I, Hong CK, Gilsang Y, Jung SW et al. Improving the system-on-a-chip performance for mobile systems by using efficient bus interface. In Proceedings - 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009. Vol. 2. 2009. p. 606-608. 4797195 https://doi.org/10.1109/CMC.2009.297
Yang, Na Ra ; Lee, Jeonghwan ; Hwang, Intae ; Hong, Cheol Kim ; Gilsang, Yoon ; Jung, Sung Woo ; Kim, Jong Myon. / Improving the system-on-a-chip performance for mobile systems by using efficient bus interface. Proceedings - 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009. Vol. 2 2009. pp. 606-608
@inproceedings{5e7416da71fa4a78bcb700a9ffde186f,
title = "Improving the system-on-a-chip performance for mobile systems by using efficient bus interface",
abstract = "Minimizing the communication delay is one of the most important design considerations in System-on-a-Chip (SoC) design for mobile systems. In this paper, we present a bus interface design technique, called Efficient Bus Interface (EBI), to reduce the communication delay between the Intellectual Property (IP) core and the memory connected through AMBA3 AXI bus for mobile systems. Several mobile systems require huge multimedia data in the memory to be transferred to the IP core through bus. The proposed EBI is designed to reduce the memory access time by using double buffering, open row access, and bank interleaving. According to our simulations, the proposed EBI improves the performance of the target system by up to 51{\%}.",
author = "Yang, {Na Ra} and Jeonghwan Lee and Intae Hwang and Hong, {Cheol Kim} and Yoon Gilsang and Jung, {Sung Woo} and Kim, {Jong Myon}",
year = "2009",
month = "4",
day = "22",
doi = "10.1109/CMC.2009.297",
language = "English",
isbn = "9780769535012",
volume = "2",
pages = "606--608",
booktitle = "Proceedings - 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009",

}

TY - GEN

T1 - Improving the system-on-a-chip performance for mobile systems by using efficient bus interface

AU - Yang, Na Ra

AU - Lee, Jeonghwan

AU - Hwang, Intae

AU - Hong, Cheol Kim

AU - Gilsang, Yoon

AU - Jung, Sung Woo

AU - Kim, Jong Myon

PY - 2009/4/22

Y1 - 2009/4/22

N2 - Minimizing the communication delay is one of the most important design considerations in System-on-a-Chip (SoC) design for mobile systems. In this paper, we present a bus interface design technique, called Efficient Bus Interface (EBI), to reduce the communication delay between the Intellectual Property (IP) core and the memory connected through AMBA3 AXI bus for mobile systems. Several mobile systems require huge multimedia data in the memory to be transferred to the IP core through bus. The proposed EBI is designed to reduce the memory access time by using double buffering, open row access, and bank interleaving. According to our simulations, the proposed EBI improves the performance of the target system by up to 51%.

AB - Minimizing the communication delay is one of the most important design considerations in System-on-a-Chip (SoC) design for mobile systems. In this paper, we present a bus interface design technique, called Efficient Bus Interface (EBI), to reduce the communication delay between the Intellectual Property (IP) core and the memory connected through AMBA3 AXI bus for mobile systems. Several mobile systems require huge multimedia data in the memory to be transferred to the IP core through bus. The proposed EBI is designed to reduce the memory access time by using double buffering, open row access, and bank interleaving. According to our simulations, the proposed EBI improves the performance of the target system by up to 51%.

UR - http://www.scopus.com/inward/record.url?scp=64749090111&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=64749090111&partnerID=8YFLogxK

U2 - 10.1109/CMC.2009.297

DO - 10.1109/CMC.2009.297

M3 - Conference contribution

AN - SCOPUS:64749090111

SN - 9780769535012

VL - 2

SP - 606

EP - 608

BT - Proceedings - 2009 WRI International Conference on Communications and Mobile Computing, CMC 2009

ER -