Integrating cache coherence protocols for heterogeneous multiprocessor systems, Part 1

Taeweon Suh, Hsien Hsin S. Lee, Douglas M. Blough

Research output: Contribution to journalArticlepeer-review

8 Citations (Scopus)


The design complexity of integrating heterogeneous processors on SoCs is not trivial. Specifically, it introduces problems in both design and validation because of the various bus interfaces and incompatible cache coherence protocols. In this paper, cache coherence issues for heterogeneous multiprocessor SoCs are covered. Topics discussed include cache coherence, lock mechanisms, and real-time operating systems (RTOS) for heterogeneous multiprocessor systems.

Original languageEnglish
Pages (from-to)33-41
Number of pages9
JournalIEEE Micro
Issue number4
Publication statusPublished - 2004 Jul
Externally publishedYes

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this