Investigation of the layout and optical proximity correction effects to control the trench etching process on 4H-SiC

Sinsu Kyoung, Eun Sik Jung, Man Young Sung

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Although trench gate and super-junction technology have micro-trench problems when applied to the SiC process due to the material characteristics. In this paper, area effects are analyzed from the test element group with various patterns and optical proximity correction (OPC) methods are proposed and analyzed to reduce micro-trenches in the SiC trench etching process. First, the loading effects were analyzed from pattern samples with various trench widths (Wt). From experiments, the area must limited under a proper size for a uniform etching profile and reduced micro-trenches because a wider area accelerates the etch rate. Second, the area effects were more severely unbalanced at corner patterns because the corner pattern necessarily has an in-corner and out-corner that have different etching areas to each other. We can balance areas using OPC patterns to overcome this. Experiments with OPC represented improved micro-trench profile from when comparing differences of trench depth (Δdt) at out corner and in corner. As a result, the area effects can be used to improve the trench profile with optimized etching process conditions. Therefore, the trench gate and super-junction pillar of the SiC power MOSFET can have an improved uniform profile without micro-trenches using proper design and OPC.[Figure not available: see fulltext.].

Original languageEnglish
Pages (from-to)368-372
Number of pages5
JournalElectronic Materials Letters
Volume13
Issue number4
DOIs
Publication statusPublished - 2017 Jul 1

Fingerprint

Etching
Experiments

Keywords

  • 4H-SiC trench etching
  • area effect
  • loading effect
  • micro-trench
  • OPC
  • RIE lagging

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials

Cite this

Investigation of the layout and optical proximity correction effects to control the trench etching process on 4H-SiC. / Kyoung, Sinsu; Jung, Eun Sik; Sung, Man Young.

In: Electronic Materials Letters, Vol. 13, No. 4, 01.07.2017, p. 368-372.

Research output: Contribution to journalArticle

@article{96236a225a2347fea8887f1ae8e99764,
title = "Investigation of the layout and optical proximity correction effects to control the trench etching process on 4H-SiC",
abstract = "Although trench gate and super-junction technology have micro-trench problems when applied to the SiC process due to the material characteristics. In this paper, area effects are analyzed from the test element group with various patterns and optical proximity correction (OPC) methods are proposed and analyzed to reduce micro-trenches in the SiC trench etching process. First, the loading effects were analyzed from pattern samples with various trench widths (Wt). From experiments, the area must limited under a proper size for a uniform etching profile and reduced micro-trenches because a wider area accelerates the etch rate. Second, the area effects were more severely unbalanced at corner patterns because the corner pattern necessarily has an in-corner and out-corner that have different etching areas to each other. We can balance areas using OPC patterns to overcome this. Experiments with OPC represented improved micro-trench profile from when comparing differences of trench depth (Δdt) at out corner and in corner. As a result, the area effects can be used to improve the trench profile with optimized etching process conditions. Therefore, the trench gate and super-junction pillar of the SiC power MOSFET can have an improved uniform profile without micro-trenches using proper design and OPC.[Figure not available: see fulltext.].",
keywords = "4H-SiC trench etching, area effect, loading effect, micro-trench, OPC, RIE lagging",
author = "Sinsu Kyoung and Jung, {Eun Sik} and Sung, {Man Young}",
year = "2017",
month = "7",
day = "1",
doi = "10.1007/s13391-017-1721-z",
language = "English",
volume = "13",
pages = "368--372",
journal = "Electronic Materials Letters",
issn = "1738-8090",
publisher = "Springer Netherlands",
number = "4",

}

TY - JOUR

T1 - Investigation of the layout and optical proximity correction effects to control the trench etching process on 4H-SiC

AU - Kyoung, Sinsu

AU - Jung, Eun Sik

AU - Sung, Man Young

PY - 2017/7/1

Y1 - 2017/7/1

N2 - Although trench gate and super-junction technology have micro-trench problems when applied to the SiC process due to the material characteristics. In this paper, area effects are analyzed from the test element group with various patterns and optical proximity correction (OPC) methods are proposed and analyzed to reduce micro-trenches in the SiC trench etching process. First, the loading effects were analyzed from pattern samples with various trench widths (Wt). From experiments, the area must limited under a proper size for a uniform etching profile and reduced micro-trenches because a wider area accelerates the etch rate. Second, the area effects were more severely unbalanced at corner patterns because the corner pattern necessarily has an in-corner and out-corner that have different etching areas to each other. We can balance areas using OPC patterns to overcome this. Experiments with OPC represented improved micro-trench profile from when comparing differences of trench depth (Δdt) at out corner and in corner. As a result, the area effects can be used to improve the trench profile with optimized etching process conditions. Therefore, the trench gate and super-junction pillar of the SiC power MOSFET can have an improved uniform profile without micro-trenches using proper design and OPC.[Figure not available: see fulltext.].

AB - Although trench gate and super-junction technology have micro-trench problems when applied to the SiC process due to the material characteristics. In this paper, area effects are analyzed from the test element group with various patterns and optical proximity correction (OPC) methods are proposed and analyzed to reduce micro-trenches in the SiC trench etching process. First, the loading effects were analyzed from pattern samples with various trench widths (Wt). From experiments, the area must limited under a proper size for a uniform etching profile and reduced micro-trenches because a wider area accelerates the etch rate. Second, the area effects were more severely unbalanced at corner patterns because the corner pattern necessarily has an in-corner and out-corner that have different etching areas to each other. We can balance areas using OPC patterns to overcome this. Experiments with OPC represented improved micro-trench profile from when comparing differences of trench depth (Δdt) at out corner and in corner. As a result, the area effects can be used to improve the trench profile with optimized etching process conditions. Therefore, the trench gate and super-junction pillar of the SiC power MOSFET can have an improved uniform profile without micro-trenches using proper design and OPC.[Figure not available: see fulltext.].

KW - 4H-SiC trench etching

KW - area effect

KW - loading effect

KW - micro-trench

KW - OPC

KW - RIE lagging

UR - http://www.scopus.com/inward/record.url?scp=85021124202&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85021124202&partnerID=8YFLogxK

U2 - 10.1007/s13391-017-1721-z

DO - 10.1007/s13391-017-1721-z

M3 - Article

AN - SCOPUS:85021124202

VL - 13

SP - 368

EP - 372

JO - Electronic Materials Letters

JF - Electronic Materials Letters

SN - 1738-8090

IS - 4

ER -