IsoNet: Hardware-based job queue management for many-core architectures

Junghee Lee, Chrysostomos Nicopoulos, Hyung Gyu Lee, Shreepad Panth, Sung Kyu Lim, Jongman Kim

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

Imbalanced distribution of workloads across a chip multiprocessor (CMP) constitutes wasteful use of resources. Most existing load distribution and balancing techniques employ very limited hardware support and rely predominantly on software for their operation. This paper introduces IsoNet, a hardware-based conflict-free dynamic load distribution and balancing engine. IsoNet is a lightweight job queue manager responsible for administering the list of jobs to be executed, and maintaining load balance among all CMP cores. By exploiting a micro-network of load-balancing modules, the proposed mechanism is shown to effectively reinforce concurrent computation in many-core environments. Detailed evaluation using a full-system simulation framework indicates that IsoNet significantly outperforms existing techniques and scales efficiently to as many as 1024 cores. Furthermore, to assess its feasibility, the IsoNet design is synthesized, placed, and routed in 45-nm VLSI technology. Analysis of the resulting low-level implementation shows that IsoNet's area and power overhead are almost negligible.

Original languageEnglish
Article number6243223
Pages (from-to)1080-1093
Number of pages14
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume21
Issue number6
DOIs
Publication statusPublished - 2013 Jan 1
Externally publishedYes

Fingerprint

Hardware
Dynamic loads
Resource allocation
Managers
Engines

Keywords

  • Job queue
  • load balancing
  • many-core
  • multicore

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

IsoNet : Hardware-based job queue management for many-core architectures. / Lee, Junghee; Nicopoulos, Chrysostomos; Lee, Hyung Gyu; Panth, Shreepad; Lim, Sung Kyu; Kim, Jongman.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, No. 6, 6243223, 01.01.2013, p. 1080-1093.

Research output: Contribution to journalArticle

Lee, Junghee ; Nicopoulos, Chrysostomos ; Lee, Hyung Gyu ; Panth, Shreepad ; Lim, Sung Kyu ; Kim, Jongman. / IsoNet : Hardware-based job queue management for many-core architectures. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013 ; Vol. 21, No. 6. pp. 1080-1093.
@article{1b229afb8f894d64ad0c751464a135be,
title = "IsoNet: Hardware-based job queue management for many-core architectures",
abstract = "Imbalanced distribution of workloads across a chip multiprocessor (CMP) constitutes wasteful use of resources. Most existing load distribution and balancing techniques employ very limited hardware support and rely predominantly on software for their operation. This paper introduces IsoNet, a hardware-based conflict-free dynamic load distribution and balancing engine. IsoNet is a lightweight job queue manager responsible for administering the list of jobs to be executed, and maintaining load balance among all CMP cores. By exploiting a micro-network of load-balancing modules, the proposed mechanism is shown to effectively reinforce concurrent computation in many-core environments. Detailed evaluation using a full-system simulation framework indicates that IsoNet significantly outperforms existing techniques and scales efficiently to as many as 1024 cores. Furthermore, to assess its feasibility, the IsoNet design is synthesized, placed, and routed in 45-nm VLSI technology. Analysis of the resulting low-level implementation shows that IsoNet's area and power overhead are almost negligible.",
keywords = "Job queue, load balancing, many-core, multicore",
author = "Junghee Lee and Chrysostomos Nicopoulos and Lee, {Hyung Gyu} and Shreepad Panth and Lim, {Sung Kyu} and Jongman Kim",
year = "2013",
month = "1",
day = "1",
doi = "10.1109/TVLSI.2012.2202699",
language = "English",
volume = "21",
pages = "1080--1093",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - IsoNet

T2 - Hardware-based job queue management for many-core architectures

AU - Lee, Junghee

AU - Nicopoulos, Chrysostomos

AU - Lee, Hyung Gyu

AU - Panth, Shreepad

AU - Lim, Sung Kyu

AU - Kim, Jongman

PY - 2013/1/1

Y1 - 2013/1/1

N2 - Imbalanced distribution of workloads across a chip multiprocessor (CMP) constitutes wasteful use of resources. Most existing load distribution and balancing techniques employ very limited hardware support and rely predominantly on software for their operation. This paper introduces IsoNet, a hardware-based conflict-free dynamic load distribution and balancing engine. IsoNet is a lightweight job queue manager responsible for administering the list of jobs to be executed, and maintaining load balance among all CMP cores. By exploiting a micro-network of load-balancing modules, the proposed mechanism is shown to effectively reinforce concurrent computation in many-core environments. Detailed evaluation using a full-system simulation framework indicates that IsoNet significantly outperforms existing techniques and scales efficiently to as many as 1024 cores. Furthermore, to assess its feasibility, the IsoNet design is synthesized, placed, and routed in 45-nm VLSI technology. Analysis of the resulting low-level implementation shows that IsoNet's area and power overhead are almost negligible.

AB - Imbalanced distribution of workloads across a chip multiprocessor (CMP) constitutes wasteful use of resources. Most existing load distribution and balancing techniques employ very limited hardware support and rely predominantly on software for their operation. This paper introduces IsoNet, a hardware-based conflict-free dynamic load distribution and balancing engine. IsoNet is a lightweight job queue manager responsible for administering the list of jobs to be executed, and maintaining load balance among all CMP cores. By exploiting a micro-network of load-balancing modules, the proposed mechanism is shown to effectively reinforce concurrent computation in many-core environments. Detailed evaluation using a full-system simulation framework indicates that IsoNet significantly outperforms existing techniques and scales efficiently to as many as 1024 cores. Furthermore, to assess its feasibility, the IsoNet design is synthesized, placed, and routed in 45-nm VLSI technology. Analysis of the resulting low-level implementation shows that IsoNet's area and power overhead are almost negligible.

KW - Job queue

KW - load balancing

KW - many-core

KW - multicore

UR - http://www.scopus.com/inward/record.url?scp=84878323914&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84878323914&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2012.2202699

DO - 10.1109/TVLSI.2012.2202699

M3 - Article

AN - SCOPUS:84878323914

VL - 21

SP - 1080

EP - 1093

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 6

M1 - 6243223

ER -