Jaguar: A compiler infrastructure for Java reconfigurable computing

Youngsun Han; Seon Wook Kim; Chulwoo Kim

doi:10.1007/11599555_37

Jaguar: A compiler infrastructure for Java reconfigurable computing

Youngsun Han, Seon Wook Kim, Chulwoo Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

In this paper, we present our compiler infrastructure, called Jaguar for Java reconfigurable computing. The Jaguar compiler translates compiled Java methods, i.e. sequence of bytecodes into Verilog synthesizable code modules with exploiting the maximum operational parallelism within applications. Our compiler infrastructure consists of two major components. One is a compiler to generate synthesizable Verilog codes from Java applications, which performs full compilation passes, such as bytecode parsing, intermediate representation (IR) construction, program analysis, optimization, and code emission. The other component is the Java Virtual Machine (JVM) which provides Java execution environment to the generated Verilog modules. The JVM closely interacts with hardware during the execution through an interrupt method. We discuss the performance issues and code transformation techniques to reduce the interaction overhead in our Java reconfigurable computing environment.

Original language	English
Title of host publication	Embedded Software and Systems
Subtitle of host publication	Second International Conference, ICESS 2005, Proceedings
Publisher	Springer Verlag
Pages	386-397
Number of pages	12
ISBN (Print)	3540308814, 9783540308812
DOIs	https://doi.org/10.1007/11599555_37
Publication status	Published - 2005
Event	2nd International Conference on Embedded Software and Systems, ICESS 2005 - Xi'an, China Duration: 2005 Dec 16 → 2005 Dec 18

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	3820 LNCS
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Other

Other	2nd International Conference on Embedded Software and Systems, ICESS 2005
Country/Territory	China
City	Xi'an
Period	05/12/16 → 05/12/18

Keywords

Compiler
FPGA
Java
Reconfigurable computing
Verilog

ASJC Scopus subject areas

Theoretical Computer Science
Computer Science(all)

Access to Document

10.1007/11599555_37

Cite this

Han, Y., Kim, S. W., & Kim, C. (2005). Jaguar: A compiler infrastructure for Java reconfigurable computing. In Embedded Software and Systems: Second International Conference, ICESS 2005, Proceedings (pp. 386-397). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 3820 LNCS). Springer Verlag. https://doi.org/10.1007/11599555_37

Jaguar : A compiler infrastructure for Java reconfigurable computing. / Han, Youngsun; Kim, Seon Wook ; Kim, Chulwoo.

Embedded Software and Systems: Second International Conference, ICESS 2005, Proceedings. Springer Verlag, 2005. p. 386-397 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 3820 LNCS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Han, Y, Kim, SW & Kim, C 2005, Jaguar: A compiler infrastructure for Java reconfigurable computing. in Embedded Software and Systems: Second International Conference, ICESS 2005, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 3820 LNCS, Springer Verlag, pp. 386-397, 2nd International Conference on Embedded Software and Systems, ICESS 2005, Xi'an, China, 05/12/16. https://doi.org/10.1007/11599555_37

Han Y, Kim SW , Kim C. Jaguar: A compiler infrastructure for Java reconfigurable computing. In Embedded Software and Systems: Second International Conference, ICESS 2005, Proceedings. Springer Verlag. 2005. p. 386-397. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/11599555_37

Han, Youngsun ; Kim, Seon Wook ; Kim, Chulwoo. / Jaguar : A compiler infrastructure for Java reconfigurable computing. Embedded Software and Systems: Second International Conference, ICESS 2005, Proceedings. Springer Verlag, 2005. pp. 386-397 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{f277d234286343dfbdbc43448621fe3c,

title = "Jaguar: A compiler infrastructure for Java reconfigurable computing",

abstract = "In this paper, we present our compiler infrastructure, called Jaguar for Java reconfigurable computing. The Jaguar compiler translates compiled Java methods, i.e. sequence of bytecodes into Verilog synthesizable code modules with exploiting the maximum operational parallelism within applications. Our compiler infrastructure consists of two major components. One is a compiler to generate synthesizable Verilog codes from Java applications, which performs full compilation passes, such as bytecode parsing, intermediate representation (IR) construction, program analysis, optimization, and code emission. The other component is the Java Virtual Machine (JVM) which provides Java execution environment to the generated Verilog modules. The JVM closely interacts with hardware during the execution through an interrupt method. We discuss the performance issues and code transformation techniques to reduce the interaction overhead in our Java reconfigurable computing environment.",

keywords = "Compiler, FPGA, Java, Reconfigurable computing, Verilog",

author = "Youngsun Han and Kim, {Seon Wook} and Chulwoo Kim",

year = "2005",

doi = "10.1007/11599555_37",

language = "English",

isbn = "3540308814",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "386--397",

booktitle = "Embedded Software and Systems",

note = "2nd International Conference on Embedded Software and Systems, ICESS 2005 ; Conference date: 16-12-2005 Through 18-12-2005",

}

TY - GEN

T1 - Jaguar

T2 - 2nd International Conference on Embedded Software and Systems, ICESS 2005

AU - Han, Youngsun

AU - Kim, Seon Wook

AU - Kim, Chulwoo

PY - 2005

Y1 - 2005

N2 - In this paper, we present our compiler infrastructure, called Jaguar for Java reconfigurable computing. The Jaguar compiler translates compiled Java methods, i.e. sequence of bytecodes into Verilog synthesizable code modules with exploiting the maximum operational parallelism within applications. Our compiler infrastructure consists of two major components. One is a compiler to generate synthesizable Verilog codes from Java applications, which performs full compilation passes, such as bytecode parsing, intermediate representation (IR) construction, program analysis, optimization, and code emission. The other component is the Java Virtual Machine (JVM) which provides Java execution environment to the generated Verilog modules. The JVM closely interacts with hardware during the execution through an interrupt method. We discuss the performance issues and code transformation techniques to reduce the interaction overhead in our Java reconfigurable computing environment.

AB - In this paper, we present our compiler infrastructure, called Jaguar for Java reconfigurable computing. The Jaguar compiler translates compiled Java methods, i.e. sequence of bytecodes into Verilog synthesizable code modules with exploiting the maximum operational parallelism within applications. Our compiler infrastructure consists of two major components. One is a compiler to generate synthesizable Verilog codes from Java applications, which performs full compilation passes, such as bytecode parsing, intermediate representation (IR) construction, program analysis, optimization, and code emission. The other component is the Java Virtual Machine (JVM) which provides Java execution environment to the generated Verilog modules. The JVM closely interacts with hardware during the execution through an interrupt method. We discuss the performance issues and code transformation techniques to reduce the interaction overhead in our Java reconfigurable computing environment.

KW - Compiler

KW - FPGA

KW - Java

KW - Reconfigurable computing

KW - Verilog

UR - http://www.scopus.com/inward/record.url?scp=33744903671&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33744903671&partnerID=8YFLogxK

U2 - 10.1007/11599555_37

DO - 10.1007/11599555_37

M3 - Conference contribution

AN - SCOPUS:33744903671

SN - 3540308814

SN - 9783540308812

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 386

EP - 397

BT - Embedded Software and Systems

PB - Springer Verlag

Y2 - 16 December 2005 through 18 December 2005

ER -

Jaguar: A compiler infrastructure for Java reconfigurable computing

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this