Low-power pipelined phase accumulator with sequential clock gating for DDFSs

Yong Sin Kim, J. Lee, Y. Hong, J. E. Kim, K. H. Baek

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

A pipelined phase accumulator (PACC) for direct digital frequency synthesisers (DDFSs) is presented. A highly pipelined structure is inevitable in a PACC design to achieve high-speed performance, which causes a large number of pre-skewing flip-flops (F/Fs) and leads clock signals to be a large source of power dissipation. Since the input data do not change every single cycle, clock gating can save power by decreasing the number of unnecessary clock switching in the pre-skewing F/Fs. Sequential clock gating for pipelined PACCs is proposed. Compared with the conventional pipelined PACCs with and without clock gating, the proposed scheme reduces power dissipation by up to 55.4 and 77.2%, respectively, for the 32-bit 8-pipelinestage PACCs.

Original languageEnglish
Pages (from-to)1445-1446
Number of pages2
JournalElectronics Letters
Volume49
Issue number23
DOIs
Publication statusPublished - 2013 Nov 7
Externally publishedYes

Fingerprint

Frequency synthesizers
Clocks
Energy dissipation
Flip flop circuits

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Low-power pipelined phase accumulator with sequential clock gating for DDFSs. / Kim, Yong Sin; Lee, J.; Hong, Y.; Kim, J. E.; Baek, K. H.

In: Electronics Letters, Vol. 49, No. 23, 07.11.2013, p. 1445-1446.

Research output: Contribution to journalArticle

Kim, Yong Sin ; Lee, J. ; Hong, Y. ; Kim, J. E. ; Baek, K. H. / Low-power pipelined phase accumulator with sequential clock gating for DDFSs. In: Electronics Letters. 2013 ; Vol. 49, No. 23. pp. 1445-1446.
@article{c9b4012a7f6c4b48858cba1d969d2290,
title = "Low-power pipelined phase accumulator with sequential clock gating for DDFSs",
abstract = "A pipelined phase accumulator (PACC) for direct digital frequency synthesisers (DDFSs) is presented. A highly pipelined structure is inevitable in a PACC design to achieve high-speed performance, which causes a large number of pre-skewing flip-flops (F/Fs) and leads clock signals to be a large source of power dissipation. Since the input data do not change every single cycle, clock gating can save power by decreasing the number of unnecessary clock switching in the pre-skewing F/Fs. Sequential clock gating for pipelined PACCs is proposed. Compared with the conventional pipelined PACCs with and without clock gating, the proposed scheme reduces power dissipation by up to 55.4 and 77.2{\%}, respectively, for the 32-bit 8-pipelinestage PACCs.",
author = "Kim, {Yong Sin} and J. Lee and Y. Hong and Kim, {J. E.} and Baek, {K. H.}",
year = "2013",
month = "11",
day = "7",
doi = "10.1049/el.2013.2588",
language = "English",
volume = "49",
pages = "1445--1446",
journal = "Electronics Letters",
issn = "0013-5194",
publisher = "Institution of Engineering and Technology",
number = "23",

}

TY - JOUR

T1 - Low-power pipelined phase accumulator with sequential clock gating for DDFSs

AU - Kim, Yong Sin

AU - Lee, J.

AU - Hong, Y.

AU - Kim, J. E.

AU - Baek, K. H.

PY - 2013/11/7

Y1 - 2013/11/7

N2 - A pipelined phase accumulator (PACC) for direct digital frequency synthesisers (DDFSs) is presented. A highly pipelined structure is inevitable in a PACC design to achieve high-speed performance, which causes a large number of pre-skewing flip-flops (F/Fs) and leads clock signals to be a large source of power dissipation. Since the input data do not change every single cycle, clock gating can save power by decreasing the number of unnecessary clock switching in the pre-skewing F/Fs. Sequential clock gating for pipelined PACCs is proposed. Compared with the conventional pipelined PACCs with and without clock gating, the proposed scheme reduces power dissipation by up to 55.4 and 77.2%, respectively, for the 32-bit 8-pipelinestage PACCs.

AB - A pipelined phase accumulator (PACC) for direct digital frequency synthesisers (DDFSs) is presented. A highly pipelined structure is inevitable in a PACC design to achieve high-speed performance, which causes a large number of pre-skewing flip-flops (F/Fs) and leads clock signals to be a large source of power dissipation. Since the input data do not change every single cycle, clock gating can save power by decreasing the number of unnecessary clock switching in the pre-skewing F/Fs. Sequential clock gating for pipelined PACCs is proposed. Compared with the conventional pipelined PACCs with and without clock gating, the proposed scheme reduces power dissipation by up to 55.4 and 77.2%, respectively, for the 32-bit 8-pipelinestage PACCs.

UR - http://www.scopus.com/inward/record.url?scp=84889053009&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84889053009&partnerID=8YFLogxK

U2 - 10.1049/el.2013.2588

DO - 10.1049/el.2013.2588

M3 - Article

VL - 49

SP - 1445

EP - 1446

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 23

ER -