Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator

Kyu Young Kim; Woo Kwan Lee; Hoonki Kim; Soo-Won Kim

doi:10.1109/ASSCC.2008.4708733

Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator

Kyu Young Kim, Woo Kwan Lee, Hoonki Kim, Soo-Won Kim

School of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

8 Citations (Scopus)

Abstract

This paper proposes a low-power programmable divider for multi-standard frequency synthesizers using a reset and modulus control signal (RMS) generator. The use of RMS generator enables the adaptation of only one counter. This results in less power consumption and effective area. Our design also includes modified D flip-flop design. Proposed divider was designed and fabricated in a standard 0.18-um CMOS technology. Its divide ratio covers from 13 to 1278 at 3GHz. The average power is 3.58μW with 1.5V power supply and effective area is 0.0408mm².

Original language	English
Title of host publication	Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
Pages	77-80
Number of pages	4
DOIs	https://doi.org/10.1109/ASSCC.2008.4708733
Publication status	Published - 2008 Dec 1
Event	2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 - Fukuoka, Japan Duration: 2008 Nov 3 → 2008 Nov 5

Other

Other	2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
Country	Japan
City	Fukuoka
Period	08/11/3 → 08/11/5

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ASSCC.2008.4708733

Fingerprint Dive into the research topics of 'Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator'. Together they form a unique fingerprint.

Cite this

Kim, K. Y., Lee, W. K., Kim, H., & Kim, S-W. (2008). Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator. In Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 (pp. 77-80). [4708733] https://doi.org/10.1109/ASSCC.2008.4708733

Kim, KY, Lee, WK, Kim, H & Kim, S-W 2008, Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator. in Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008., 4708733, pp. 77-80, 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008, Fukuoka, Japan, 08/11/3. https://doi.org/10.1109/ASSCC.2008.4708733

@inproceedings{19ba12332ee04c6c906f5c4710ed80c7,

title = "Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator",

abstract = "This paper proposes a low-power programmable divider for multi-standard frequency synthesizers using a reset and modulus control signal (RMS) generator. The use of RMS generator enables the adaptation of only one counter. This results in less power consumption and effective area. Our design also includes modified D flip-flop design. Proposed divider was designed and fabricated in a standard 0.18-um CMOS technology. Its divide ratio covers from 13 to 1278 at 3GHz. The average power is 3.58μW with 1.5V power supply and effective area is 0.0408mm2.",

author = "Kim, {Kyu Young} and Lee, {Woo Kwan} and Hoonki Kim and Soo-Won Kim",

year = "2008",

month = dec,

day = "1",

doi = "10.1109/ASSCC.2008.4708733",

language = "English",

isbn = "9781424426058",

pages = "77--80",

booktitle = "Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008",

note = "2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 ; Conference date: 03-11-2008 Through 05-11-2008",

}

TY - GEN

T1 - Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator

AU - Kim, Kyu Young

AU - Lee, Woo Kwan

AU - Kim, Hoonki

AU - Kim, Soo-Won

PY - 2008/12/1

Y1 - 2008/12/1

N2 - This paper proposes a low-power programmable divider for multi-standard frequency synthesizers using a reset and modulus control signal (RMS) generator. The use of RMS generator enables the adaptation of only one counter. This results in less power consumption and effective area. Our design also includes modified D flip-flop design. Proposed divider was designed and fabricated in a standard 0.18-um CMOS technology. Its divide ratio covers from 13 to 1278 at 3GHz. The average power is 3.58μW with 1.5V power supply and effective area is 0.0408mm2.

AB - This paper proposes a low-power programmable divider for multi-standard frequency synthesizers using a reset and modulus control signal (RMS) generator. The use of RMS generator enables the adaptation of only one counter. This results in less power consumption and effective area. Our design also includes modified D flip-flop design. Proposed divider was designed and fabricated in a standard 0.18-um CMOS technology. Its divide ratio covers from 13 to 1278 at 3GHz. The average power is 3.58μW with 1.5V power supply and effective area is 0.0408mm2.

UR - http://www.scopus.com/inward/record.url?scp=67649989608&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67649989608&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2008.4708733

DO - 10.1109/ASSCC.2008.4708733

M3 - Conference contribution

AN - SCOPUS:67649989608

SN - 9781424426058

SP - 77

EP - 80

BT - Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008

T2 - 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008

Y2 - 3 November 2008 through 5 November 2008

ER -