Low-power programmable divider with a shared counter for frequency synthesiser

K. Y. Kim, Y. J. Min, Soo-Won Kim, Jongsun Park

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

A low-power programmable divider (PD) for frequency synthesiser is presented in this study. Instead of two counters used in conventional PD, a shared counter with a small control circuit is exploited in order to reduce the output load capacitance and the redundant counter operations in the divider. A novel glitchless D flip-flop is also proposed by considering the switching activities of the internal nodes of the flip-flop. The authors' proposed PD was fabricated in a standard 0.18-μm complementary metal-oxide-semiconductor (CMOS) technology. The average power is 3.23 mW with 1.5 V supply voltage and the effective area is 0.0408 mm2. Its division ratio ranges from 13 to 1278 at 3.5 GHz. Experimental results show that the proposed divider consumes around 30% less power compared to the conventional design.

Original languageEnglish
Pages (from-to)170-176
Number of pages7
JournalIET Circuits, Devices and Systems
Volume5
Issue number3
DOIs
Publication statusPublished - 2011 May 1

Fingerprint

Frequency synthesizers
Flip flop circuits
Capacitance
Networks (circuits)
Electric potential
Metals
Oxide semiconductors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Control and Systems Engineering

Cite this

Low-power programmable divider with a shared counter for frequency synthesiser. / Kim, K. Y.; Min, Y. J.; Kim, Soo-Won; Park, Jongsun.

In: IET Circuits, Devices and Systems, Vol. 5, No. 3, 01.05.2011, p. 170-176.

Research output: Contribution to journalArticle

@article{04cc335ffa9240e2a02d275bdd024fb3,
title = "Low-power programmable divider with a shared counter for frequency synthesiser",
abstract = "A low-power programmable divider (PD) for frequency synthesiser is presented in this study. Instead of two counters used in conventional PD, a shared counter with a small control circuit is exploited in order to reduce the output load capacitance and the redundant counter operations in the divider. A novel glitchless D flip-flop is also proposed by considering the switching activities of the internal nodes of the flip-flop. The authors' proposed PD was fabricated in a standard 0.18-μm complementary metal-oxide-semiconductor (CMOS) technology. The average power is 3.23 mW with 1.5 V supply voltage and the effective area is 0.0408 mm2. Its division ratio ranges from 13 to 1278 at 3.5 GHz. Experimental results show that the proposed divider consumes around 30{\%} less power compared to the conventional design.",
author = "Kim, {K. Y.} and Min, {Y. J.} and Soo-Won Kim and Jongsun Park",
year = "2011",
month = "5",
day = "1",
doi = "10.1049/iet-cds.2010.0120",
language = "English",
volume = "5",
pages = "170--176",
journal = "IET Circuits, Devices and Systems",
issn = "1751-858X",
publisher = "Institution of Engineering and Technology",
number = "3",

}

TY - JOUR

T1 - Low-power programmable divider with a shared counter for frequency synthesiser

AU - Kim, K. Y.

AU - Min, Y. J.

AU - Kim, Soo-Won

AU - Park, Jongsun

PY - 2011/5/1

Y1 - 2011/5/1

N2 - A low-power programmable divider (PD) for frequency synthesiser is presented in this study. Instead of two counters used in conventional PD, a shared counter with a small control circuit is exploited in order to reduce the output load capacitance and the redundant counter operations in the divider. A novel glitchless D flip-flop is also proposed by considering the switching activities of the internal nodes of the flip-flop. The authors' proposed PD was fabricated in a standard 0.18-μm complementary metal-oxide-semiconductor (CMOS) technology. The average power is 3.23 mW with 1.5 V supply voltage and the effective area is 0.0408 mm2. Its division ratio ranges from 13 to 1278 at 3.5 GHz. Experimental results show that the proposed divider consumes around 30% less power compared to the conventional design.

AB - A low-power programmable divider (PD) for frequency synthesiser is presented in this study. Instead of two counters used in conventional PD, a shared counter with a small control circuit is exploited in order to reduce the output load capacitance and the redundant counter operations in the divider. A novel glitchless D flip-flop is also proposed by considering the switching activities of the internal nodes of the flip-flop. The authors' proposed PD was fabricated in a standard 0.18-μm complementary metal-oxide-semiconductor (CMOS) technology. The average power is 3.23 mW with 1.5 V supply voltage and the effective area is 0.0408 mm2. Its division ratio ranges from 13 to 1278 at 3.5 GHz. Experimental results show that the proposed divider consumes around 30% less power compared to the conventional design.

UR - http://www.scopus.com/inward/record.url?scp=79959706245&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959706245&partnerID=8YFLogxK

U2 - 10.1049/iet-cds.2010.0120

DO - 10.1049/iet-cds.2010.0120

M3 - Article

AN - SCOPUS:79959706245

VL - 5

SP - 170

EP - 176

JO - IET Circuits, Devices and Systems

JF - IET Circuits, Devices and Systems

SN - 1751-858X

IS - 3

ER -