Low power reconfigurable DCT design based on sharing multiplication

Jongsun Park, Soonkeon Kwon, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Citations (Scopus)

Abstract

We present a low-power reconfigurable DCT architecture, which is based on computation sharing multiplier (CSHM). CSHM specifically targets computation re-use in vector-scalar products and is effectively used in our DCT implementation. A low power reconfigurable DCT architecture is exploited by making a trade off between image quality and power consumption. The proposed DCT architecture was implemented using 0.35μ technology. The experimental results show that reconfigurable DCT using CSHM can improve power consumption by 40% without noticeable image quality degradation.

Original languageEnglish
Title of host publicationICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Volume3
Publication statusPublished - 2002
Externally publishedYes
Event2002 IEEE International Conference on Acoustic, Speech, and Signal Processing - Orlando, FL, United States
Duration: 2002 May 132002 May 17

Other

Other2002 IEEE International Conference on Acoustic, Speech, and Signal Processing
CountryUnited States
CityOrlando, FL
Period02/5/1302/5/17

Fingerprint

discrete cosine transform
multiplication
Reconfigurable architectures
multipliers
Image quality
Electric power utilization
reuse
Degradation
degradation
scalars
products

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Acoustics and Ultrasonics

Cite this

Park, J., Kwon, S., & Roy, K. (2002). Low power reconfigurable DCT design based on sharing multiplication. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings (Vol. 3)

Low power reconfigurable DCT design based on sharing multiplication. / Park, Jongsun; Kwon, Soonkeon; Roy, Kaushik.

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 3 2002.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Park, J, Kwon, S & Roy, K 2002, Low power reconfigurable DCT design based on sharing multiplication. in ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. vol. 3, 2002 IEEE International Conference on Acoustic, Speech, and Signal Processing, Orlando, FL, United States, 02/5/13.
Park J, Kwon S, Roy K. Low power reconfigurable DCT design based on sharing multiplication. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 3. 2002
Park, Jongsun ; Kwon, Soonkeon ; Roy, Kaushik. / Low power reconfigurable DCT design based on sharing multiplication. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 3 2002.
@inproceedings{59e0d80281184364b3782408a185bae7,
title = "Low power reconfigurable DCT design based on sharing multiplication",
abstract = "We present a low-power reconfigurable DCT architecture, which is based on computation sharing multiplier (CSHM). CSHM specifically targets computation re-use in vector-scalar products and is effectively used in our DCT implementation. A low power reconfigurable DCT architecture is exploited by making a trade off between image quality and power consumption. The proposed DCT architecture was implemented using 0.35μ technology. The experimental results show that reconfigurable DCT using CSHM can improve power consumption by 40{\%} without noticeable image quality degradation.",
author = "Jongsun Park and Soonkeon Kwon and Kaushik Roy",
year = "2002",
language = "English",
volume = "3",
booktitle = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",

}

TY - GEN

T1 - Low power reconfigurable DCT design based on sharing multiplication

AU - Park, Jongsun

AU - Kwon, Soonkeon

AU - Roy, Kaushik

PY - 2002

Y1 - 2002

N2 - We present a low-power reconfigurable DCT architecture, which is based on computation sharing multiplier (CSHM). CSHM specifically targets computation re-use in vector-scalar products and is effectively used in our DCT implementation. A low power reconfigurable DCT architecture is exploited by making a trade off between image quality and power consumption. The proposed DCT architecture was implemented using 0.35μ technology. The experimental results show that reconfigurable DCT using CSHM can improve power consumption by 40% without noticeable image quality degradation.

AB - We present a low-power reconfigurable DCT architecture, which is based on computation sharing multiplier (CSHM). CSHM specifically targets computation re-use in vector-scalar products and is effectively used in our DCT implementation. A low power reconfigurable DCT architecture is exploited by making a trade off between image quality and power consumption. The proposed DCT architecture was implemented using 0.35μ technology. The experimental results show that reconfigurable DCT using CSHM can improve power consumption by 40% without noticeable image quality degradation.

UR - http://www.scopus.com/inward/record.url?scp=19244382355&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=19244382355&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:19244382355

VL - 3

BT - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

ER -