Low-power Skewed Static Logic (S 2L) with topology-dependent dual Vt

Chulwoo Kim, Jaesik Lee, Kwang Hyun Baek, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we describe Skewed Static Logic (S 2L) with topology-dependent dual Vt which exhibits low-power, high-performance operation. S 2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. Noise-tolerance of proposed technique is presented with simulation results. We have designed NAND-NOR gate chains using 0.18 μm CMOS technology and verified that S 2L reduces energy×delay over MS CMOS by 27-50%. We have also designed 32-bit carry-lookahead adders and verified that S 2L with dual Vt reduces delay by 43% and energy×delay by 31% for 1 V power supply over conventional CMOS circuit.

Original languageEnglish
Title of host publicationProceedings of the Annual IEEE International ASIC Conference and Exhibit
PublisherIEEE
Pages310-314
Number of pages5
Publication statusPublished - 2000
Externally publishedYes
EventProceedings of the 13th Annual IEEE International ASIC/SOC Conference - Arlington, VA, USA
Duration: 2000 Sep 132000 Sep 16

Other

OtherProceedings of the 13th Annual IEEE International ASIC/SOC Conference
CityArlington, VA, USA
Period00/9/1300/9/16

Fingerprint

Adders
Topology
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kim, C., Lee, J., Baek, K. H., & Kang, S. M. (2000). Low-power Skewed Static Logic (S 2L) with topology-dependent dual Vt In Proceedings of the Annual IEEE International ASIC Conference and Exhibit (pp. 310-314). IEEE.

Low-power Skewed Static Logic (S 2L) with topology-dependent dual Vt . / Kim, Chulwoo; Lee, Jaesik; Baek, Kwang Hyun; Kang, Sung Mo.

Proceedings of the Annual IEEE International ASIC Conference and Exhibit. IEEE, 2000. p. 310-314.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, C, Lee, J, Baek, KH & Kang, SM 2000, Low-power Skewed Static Logic (S 2L) with topology-dependent dual Vt in Proceedings of the Annual IEEE International ASIC Conference and Exhibit. IEEE, pp. 310-314, Proceedings of the 13th Annual IEEE International ASIC/SOC Conference, Arlington, VA, USA, 00/9/13.
Kim C, Lee J, Baek KH, Kang SM. Low-power Skewed Static Logic (S 2L) with topology-dependent dual Vt In Proceedings of the Annual IEEE International ASIC Conference and Exhibit. IEEE. 2000. p. 310-314
Kim, Chulwoo ; Lee, Jaesik ; Baek, Kwang Hyun ; Kang, Sung Mo. / Low-power Skewed Static Logic (S 2L) with topology-dependent dual Vt Proceedings of the Annual IEEE International ASIC Conference and Exhibit. IEEE, 2000. pp. 310-314
@inproceedings{e3b5bd22ffaa4d5d82de8c72c788df4a,
title = "Low-power Skewed Static Logic (S 2L) with topology-dependent dual Vt",
abstract = "In this paper, we describe Skewed Static Logic (S 2L) with topology-dependent dual Vt which exhibits low-power, high-performance operation. S 2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. Noise-tolerance of proposed technique is presented with simulation results. We have designed NAND-NOR gate chains using 0.18 μm CMOS technology and verified that S 2L reduces energy×delay over MS CMOS by 27-50{\%}. We have also designed 32-bit carry-lookahead adders and verified that S 2L with dual Vt reduces delay by 43{\%} and energy×delay by 31{\%} for 1 V power supply over conventional CMOS circuit.",
author = "Chulwoo Kim and Jaesik Lee and Baek, {Kwang Hyun} and Kang, {Sung Mo}",
year = "2000",
language = "English",
pages = "310--314",
booktitle = "Proceedings of the Annual IEEE International ASIC Conference and Exhibit",
publisher = "IEEE",

}

TY - GEN

T1 - Low-power Skewed Static Logic (S 2L) with topology-dependent dual Vt

AU - Kim, Chulwoo

AU - Lee, Jaesik

AU - Baek, Kwang Hyun

AU - Kang, Sung Mo

PY - 2000

Y1 - 2000

N2 - In this paper, we describe Skewed Static Logic (S 2L) with topology-dependent dual Vt which exhibits low-power, high-performance operation. S 2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. Noise-tolerance of proposed technique is presented with simulation results. We have designed NAND-NOR gate chains using 0.18 μm CMOS technology and verified that S 2L reduces energy×delay over MS CMOS by 27-50%. We have also designed 32-bit carry-lookahead adders and verified that S 2L with dual Vt reduces delay by 43% and energy×delay by 31% for 1 V power supply over conventional CMOS circuit.

AB - In this paper, we describe Skewed Static Logic (S 2L) with topology-dependent dual Vt which exhibits low-power, high-performance operation. S 2L consumes less dynamic and static power compared to Monotonic Static (MS) CMOS. Noise-tolerance of proposed technique is presented with simulation results. We have designed NAND-NOR gate chains using 0.18 μm CMOS technology and verified that S 2L reduces energy×delay over MS CMOS by 27-50%. We have also designed 32-bit carry-lookahead adders and verified that S 2L with dual Vt reduces delay by 43% and energy×delay by 31% for 1 V power supply over conventional CMOS circuit.

UR - http://www.scopus.com/inward/record.url?scp=0033697267&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033697267&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0033697267

SP - 310

EP - 314

BT - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

PB - IEEE

ER -